USB superspeed peripherals

cancel
Showing results for 
Search instead for 
Did you mean: 
Ask a question

Recent discussions

Sort by:
Ash
USB superspeed peripherals
Hi, I have interfaced the camera sensor to FX3 board. The output data is in the YUV2 format (as default in AN75779). I want to display the data in RAW... Show More
Ash
USB superspeed peripherals
Hi, I am working on interfacing ov7670 with CYUSB3KIT-003 as per this blog: https://www.circuitvalley.com/2019/12/diy-cypress-fx3-usb3-usb-3-uvc-camera-ov7670.html?showComment=1638868010788#c6525421354026482197... Show More
Sergey
USB superspeed peripherals
Hello, We are facing an issue, that bulk IN data streaming hangs on CYUSB3KIT-001 DevKit (and other our devices base on FX3) connected to USB host con... Show More
Prabhjot
USB superspeed peripherals
Hello Sir/Mam   We are planning to use the part CYUSB3014-BZXI in our design but the FPGA we are using only supports 1.5V I/O voltage level. SO could ... Show More
Ankitvats
USB superspeed peripherals
Hi, I just import the project in "EZ USB Suite" tool and try to build the project in Debug and Release mode. But the linker script "fx3.ld" is not pre... Show More
GergelySimon
USB superspeed peripherals
Hi there, We are seeing an issue with our design that is very similar to Solved: CYUSB3014 freezes during Slave FIFO transfer - Infineon Developer Community... Show More
kakeh
USB superspeed peripherals
Hi, I am new to the community i have an objective of bringing the Analog Camera video feed to USB via FX3 chip solutions for conversion of analog vide... Show More
nuc_num
USB superspeed peripherals
I download FX3SDKSetup_1.3.4.exe And install. But find no windows host driver source code and the C++ & C# API library source code. Where can I get it... Show More
BoeufHomard
USB superspeed peripherals
Hello, I'm currently discovering the EZ-USB development kit along with the CPLD board, following the SuperSpeed Device Design By Example book, and I w... Show More
wyw
USB superspeed peripherals
In my project, there are two interrupt endpoints, 0x01 and 0x81, and the DMA configuration for the interrupt OUT endpoints is as follows: dmaCfg_int_e... Show More