Showing results for 
Search instead for 
Did you mean: 

USB superspeed peripherals

Not applicable



I need some help. I am running the sync slave fifo example from AN65974. When I send data to the FX3 using the Control Center, it receives the bytes. I can verify this by setting a breakpoint in the U to P call back. But, when the FPGA sends data back to the FX3, it never arrives, or at least the P to U call back is not called. I see where others are using the slave fifo example and it is working, so I know it works, I just can't seem to make it work for me. I have attached  a logic analyzer screen showing my signals. Can someone tell me why this isn't working, or tell me how to get a simple example to work?


The PCLK in the picute is running at 3.125MHz.



      Since U to P is working, but P to U is not, I think I must have a control signal wrong, but they look right to me. Any help would be very appreciated.     

6 Replies