fx2lp ifclk

[gean_3054931]

Hello,

what is the minimum initial ifclk clock cycles in order to sample data lines in fx2lp?

after how many clcok cycles from the master,fx2lp is going to sample data lines in slavefifo interface?

regards,

geetha.

[Sananya_14 · Accepted solution]

Hello Geetha,

The IFCLK cycles will be enabled by SLWR, SLOE and SLRD assertion in synchronous mode for data sampling. While writing to the slave FIFO interface, data will be sampled by FX2LP on the rising edge of the next clock cycle after SLWR is asserted.

Best Regards,

Sananya