USB FX2LP Slave FIFO Interface - IFCLK directionality

Tip / Sign in to post questions, reply, level up, and achieve exciting badges. Know more

cross mob
sctrc_3172296
Level 1
Level 1

FIgure 2 of AN61345 shows this diagram, which indicates that IFCLK is generated by the FPGA and fed to the FX2LP component:

pastedImage_0.png

In the context of Slave FIFO mode, is it also valid to generate the IFCLK within the Cypress FX2LP chip, feed it through the FX2LP's output buffer, and use it directly in the FPGA for the synchronous state machine? Are there any timing considerations I'm not aware of? This seems straightforward enough to me.

Thank you!

0 Likes
1 Solution
Sananya_14
Moderator
Moderator
Moderator
750 replies posted 500 replies posted 250 solutions authored

Hello,

Yes that can also be done with Slave FIFO mode. You can set IFCONFIG register with internal clock enabled, output enabled and synchronous mode enabled for your requirement. Please refer to Section 9.2.3 in the Technical Reference Manual for more details on the register.

Best Regards,

Sananya

View solution in original post

0 Likes
1 Reply
Sananya_14
Moderator
Moderator
Moderator
750 replies posted 500 replies posted 250 solutions authored

Hello,

Yes that can also be done with Slave FIFO mode. You can set IFCONFIG register with internal clock enabled, output enabled and synchronous mode enabled for your requirement. Please refer to Section 9.2.3 in the Technical Reference Manual for more details on the register.

Best Regards,

Sananya

0 Likes