Browse the Community
High-end easy to use security solutions that provide an anchor of trust for your application, connecting IoT devices to the cloud, giving billons of device its own unique identity, pre-personalized turnkey solutions, zero-touch onboarding, high performance, ... We did not meet your expectations? Let us know!
OPTIGA™ TPM (Trusted Platform Module) offers a broad portfolio of standardized security controllers to protect the integrity and authenticity of embedded devices and systems. With a secured key store and support for a variety of encryption algorithms, OPTIGA™ TPM security chips provide robust protection for critical data and processes through their rich functionality. OPTIGA™ TPM security controllers are ideal for platforms running both Windows and Linux and its derivatives (SLB 9645 product versions for Chrome OS available). Based on Trusted Computing Group (TCG) standards, they support the TPM 1.2 or the latest innovative TPM 2.0 standard.
Now I setup a board that use XMC1302 and OPTIGA Trust security chip. Do you have any code example for this?
I just want to comimunicate with security chip, i.e. read some info from it or something like that.
I am a total fresh on this, I will be very grateful if you can give any help.
I am trying to interface SLB 9670VQ2.0 via SPI BUS and after configuring kernel to enable the required module, The device is going into time out mode. I also found a kernel patch which corresponds the problem of timeout but the patch is not currently integrated into the main line kernel.
My question is,
If I spare a GPIO pin as a reset pin and assigned it to SLB 9670VQ2.0 then it will be enough for the SLB 9670VQ2.0 to come out of timeout phase or do i also need an implementation at the Linux kernel driver level to toggle the reset pin?
I'm working on secure boot on TI omapl138 soc using TPM1.2 slb9645, I am able to detect TPM chip through I2C, But i didn't get any data sheet or technical reference module to know how TPM 1.2 works and register/memory addresses, To develop further can you please provide detailed documents of TPM 1.2 slb9645.
Thanks & regards
Yashwanth T LShow Less
Continuation to my last query,
Is there any patch available for TPM2.0 implementation in u-boot 2016, what snehapra has suggested, in the above link, is for u-boot v2022.
Another question is, available tpm2.0 code is based on Driver model or not ?
I'm trying to bringup TPM2.0-SLB9670VQ2.0 in "uboot2016" for IPQ8072 qualcomm chipset.
Would be great if some one pls share some docs/references or pointers.
thanks in advance..
Gourav JainShow Less
Does Infineon have a TPM module which is FIPS 140-3 compliant or certified? I currently use SLB 9670VQ2.0 which is FIPS 140-2 certified and would like to move to FIPS 140-3.
Thanks and Regards,
Hello, everyone, I bought an evaluation board iridium 9645 ( IRIDIUM9645TPMI2CTOBO1), with an SLB9645 TPM 1.2, but I can't find any datasheet to plug this board on a raspberry pi 3B (40 pins header). Could you provide the datasheet? If there is no datasheet, could you tell me what is the interest of the two jumpers, the 28 pins header, the 6 pins headers? The 26 pins header for raspberry? Where should I plug it on the header of my raspberry pi 3B, and in what way should I plug it?
Hi Infineon Team,
I'm trying to interface TI omapl138 soc with TPM1.2 slb9645 through Driver module (DM)_I2C, But facing problem with integration via U-boot not able to detect TPM chip on I2C bus. I'm looking for a U-boot driver/source code to interface TPM1.2 slb9645, Presently I am using U-Boot 2018.01.
Thanks & regards,
Yashwanth T LShow Less
Can you provide link to get detailed datasheet of SLJ52ACA150A1VQFN32XUMA1 including part number details and technical details like single pin interface to FPGA.
We are interfacing SLJ52ACA150A1 with FPGA LFE5UM-45F (lattice) using single wire for DATA I/O, RST and CLK pins. Need any example schematic. Specifically we need pull-up value required on DATA pin (if required) and any other similar interface details.Show Less