Tip / Sign in to post questions, reply, level up, and achieve exciting badges. Know more

cross mob

PSoC™ 5, 3 & 1 Forum Discussions

Anonymous
PSoC™ 5, 3 & 1
 I am facing problem with receiving multiple data bytes. I don't know whether the way i have implemented is correct or not.    I  have enabled interru... Show More
Anonymous
PSoC™ 5, 3 & 1
        Has anyone had any experience modifying a component that's part of Cypress' component catalogue?        I need to create a version of the quad... Show More
Anonymous
PSoC™ 5, 3 & 1
 I image could not create the firmware in psoс desinher in assembler for flashing LEDs. If someone has an example project with pictures or video tutor... Show More
Anonymous
PSoC™ 5, 3 & 1
So I read the application note regard peak detection on the PSoC (AN60321) and the Peak and Hold method is exactly what I am looking for, only proble... Show More
Anonymous
PSoC™ 5, 3 & 1
Hello,    I want use the Psoc5 in a new design. In this design I want use complex number. Is it possible in psoc creator 2.1? Show More
Anonymous
PSoC™ 5, 3 & 1
Hello,    are you planning to start new Design Challenge?    Chris Show More
TiMi_264191
PSoC™ 5, 3 & 1
Hi Everyone,    I got an error that has me stuck. My attachment shows the error pop up and my note explains how I got there.    Any help would be appr... Show More
Anonymous
PSoC™ 5, 3 & 1
In my project I want to stop the external crystal during low power mode and restart it again during the high power mode.    The crystal is for functio... Show More
Anonymous
PSoC™ 5, 3 & 1
Here is a much needed appnote to build a good design using PSOC3/5        http://www.cypress.com/?rID=43337 Show More
Anonymous
PSoC™ 5, 3 & 1
Whenever I call USBUART_Stop() even before starting the USB UART component that is USBUART _Start() the , I am seeing that the component doesn't even ... Show More
Forum Information

PSoC™ 5, 3 & 1

The PSoC™ 5LP, PSoC 2 and PSoC 1 Forum discusses - 24-bit Digital Filter Block (DFB), 24 UDBs, DMA controller and integrating AFE, digital logic with user interface ICs with an Arm Cortex-M3 CPU solutions.