Tip / Sign in to post questions, reply, level up, and achieve exciting badges. Know more

PSoC™ 5, 3 & 1 Forum Discussions

Recent discussions

Sort by:
PSoC™ 5, 3 & 1
Hello everyone -I am planning to use a PSoC 3 (CY8C3245LTI-163) with a NewHaven Display NHD-C12865AR-FSW-GBW for a new design.What is the best eval bo... Show More
PSoC™ 5, 3 & 1
Hi,How can I monitor hard fault in PSoC 5LP.What would happen if I’m not create a special ISR for Hard fault?Is the software continue to run when hard... Show More
PSoC™ 5, 3 & 1
@ll FORTH programmers and those who want to become:From 17. August to 18. August 2019 is the Maker Faire in Hannover. In this Time will the German FOR... Show More
PSoC™ 5, 3 & 1
I have a project where I'm trying find sources of unexpected power consumption on the board.  I want to make sure that I know how much power is being ... Show More
PSoC™ 5, 3 & 1
Help with
Hi everyone,I tried to build my project with an CYC8CPLC20 in PSoC Designer 5.4. But i  have problems with two files that i don't have in my project.1... Show More
PSoC™ 5, 3 & 1
PSoC® Creator™ Component Datasheet Counter 3.0 says:clock input for FF type is "Limited to digital clocks in the clock system"  (table at top of page ... Show More
PSoC™ 5, 3 & 1
Hi gentlemans, here im working with PSoC5LP, I want to print at lcd the answer from an SIM808 module (UART), if I send the string "AT", SIM808 should ... Show More
PSoC™ 5, 3 & 1
Hello,in the description of soc-Input of SAR_ADC, there is following sentence in the datasheet:The first soc rising edge should be generated at least ... Show More
PSoC™ 5, 3 & 1
Hello everybody,a few weeks have passed, my first programming has worked great and I'm very proud of it.Now, however, I am again facing a new problem ... Show More
PSoC™ 5, 3 & 1
To all,This may be an obvious question.   I'm a bit new in USB CDC programming.  However my study and empirical experiments have not make it obvious.I... Show More
Forum Information

PSoC™ 5, 3 & 1

The PSoC™ 5LP, PSoC 2 and PSoC 1 Forum discusses - 24-bit Digital Filter Block (DFB), 24 UDBs, DMA controller and integrating AFE, digital logic with user interface ICs with an Arm Cortex-M3 CPU solutions.