Tip / Sign in to post questions, reply, level up, and achieve exciting badges. Know more

PSoC™ 5, 3 & 1

ChUn_1138526
Level 1
Level 1

After reading through the "Psoc 3 and 5LP interrupts" document, I get the impression that interrupts cannot be nested. However, the document does not seem to come out and say this. So, for clarity: 

If a low priority interrupt is being serviced, and a trigger occurs for a high priority interrupt, the high priority interrupt won't be serviced or activated until after the lower priority interrupt is finished? However, it will be next in line?

Moreover, if two or more interrupts of higher priority occur in short succession, will interrupt controller remember these interrupts and service them in order of priority? For instance, given servicing a low level "7" priority interrupt, a level "6" interrupt is triggered, then a level "5" interrupt (5-1), then another level "5" interrupt (5-2), all while the level "7" is still being serviced. Will the ISR controller service these interrupts in order of the highest priority level, and then order they were received: service the first "5" interrupt (5-1), then the second level "5" interrupt (5-2), then the level "6" interrupt?

0 Likes
1 Solution
Bob_Marlowe
Level 10
50 questions asked 10 questions asked 1000 solutions authored
Level 10

There is an ARM Cortex M document telling exactly that an interrupt of lower priority that is under service will always be interrupted by a higer priority interrupt. This sounds reasonable or what else should be the priority be good for.

Bob

View solution in original post

0 Likes
2 Replies
Len_CONSULTRON
Level 9
1000 replies posted 750 replies posted 500 likes received
Level 9

Hi,

I've never needed to nest interrupts.  Having said that, I believe the PSoC3 or PSoC5 are capable of nesting ints.

For example: Here's a snippet of a project I'm working on.  The snippet show the Interrupt panel in the DWR with 6 interrupts.  They just happen to be set to the same interrupt priority level.

pastedImage_0.png

Len

Len
"Engineering is an Art. The Art of Compromise."
0 Likes
Bob_Marlowe
Level 10
50 questions asked 10 questions asked 1000 solutions authored
Level 10

There is an ARM Cortex M document telling exactly that an interrupt of lower priority that is under service will always be interrupted by a higer priority interrupt. This sounds reasonable or what else should be the priority be good for.

Bob

0 Likes