PGA didn't work well

Tip / Sign in to post questions, reply, level up, and achieve exciting badges. Know more

cross mob
lock attach
Attachments are accessible only for community members.
Anonymous
Not applicable

hi,

   

i configure PGA with this configuration :  PGA_1_Start(); PGA_1_SetGain(PGA_1_GAIN_04);

   

And the schematic is attach. 

   

I put in P60 a sinwave with 0.5 volt peak to peak(vpp) and the P62 i only have approximately 1.2 vpp.

   

If i set Gain=08 i get on P62  approximately 2.1 vpp,

   

is it normal?
 

0 Likes
1 Solution
ETRO_SSN583
Level 9
Level 9
250 likes received 100 sign-ins 5 likes given

The Vdd / 2 Vref internal is a R divider off of Vdd. Vdd can be noisy if you

   

do not have good decoupling, and that noise would appear on the Vdd / 2

   

reference. Also references tend to be hi Z, so you need to use an OpAmp

   

configed as a buffer to buffer Vref to the PGA gain setting R input.

   

 

   

Regards, Dana.

View solution in original post

0 Likes
6 Replies
ETRO_SSN583
Level 9
Level 9
250 likes received 100 sign-ins 5 likes given

Does your sine meet the following Vdda >=Vsine >= Vss, ie. there

   

is no negative portion of sine below ground ?

   

 

   

Also keep in mind the the transfer function is

   

 

   

Vout = Vref + (Vin – Vref) × Gain
 

   

 

   

What is the sine frequency ?

   

 

   

Regards, Dana.

0 Likes
Anonymous
Not applicable

the sine work in 12hz with vpp=0.5 and average value = 2.9

   

regards,

   

Romil 

0 Likes
ETRO_SSN583
Level 9
Level 9
250 likes received 100 sign-ins 5 likes given

Use the equation, Vout = Vref + (Vin – Vref) × Gain, measure the peak values of Vin and Vout.

   

and see if the equation predicts what you are seeing.

   

 

   

I set up something close to your case and found my board Vdda was causing a problem, at a

   

G = 4 the output was saturating because my Vdda was 4.3 V (I need to figure out why this,

   

another problem).

   

 

   

So I cut the offset of the sinewave in to 2.00 V, and got the predicted output

   

for G = 4.

   

 

   

Regards, Dana.

0 Likes
lock attach
Attachments are accessible only for community members.
ETRO_SSN583
Level 9
Level 9
250 likes received 100 sign-ins 5 likes given

Screenshot of PGA in operation.

0 Likes
Anonymous
Not applicable

OK. 

   

I try it. The problem about gain is form vref. I use internal vref (2.5 V) from PSoC and  it wasn't constant if i connect directly on PGA pin.

   

is it normal?

   

thanks

   

Regards,

   

Romil A.

0 Likes
ETRO_SSN583
Level 9
Level 9
250 likes received 100 sign-ins 5 likes given

The Vdd / 2 Vref internal is a R divider off of Vdd. Vdd can be noisy if you

   

do not have good decoupling, and that noise would appear on the Vdd / 2

   

reference. Also references tend to be hi Z, so you need to use an OpAmp

   

configed as a buffer to buffer Vref to the PGA gain setting R input.

   

 

   

Regards, Dana.

0 Likes