- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello,
We are using PSoC LP5. I found in all our designs, pin 40, 41, and pin 57 --- pin62 are not connected to anything at all. I wonder why it is like that? Are those pins somewhat for special purpose?
Now we are short of GPIO pins, can we use some of those pins as GPIO?
Regards,
Yan
Solved! Go to Solution.
- Labels:
-
PSOC5 LP MCU
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Yan-san,
I understand that you are asking about 100-TQFP package of PSoC5LP.
These terminals (40, 41, 57 to 62) are NC and are not connected internally, so they cannot be used as GPIO.
The same goes for A1, A9, L1 and L9 in the WLCSP package.
The reason is that the maximum GPIO of PSoC5L is 72 for both 100-TQFP and 98-WLCSP.
P0[7:0], P1[7:0], P2[7:0], P3[7:0], P4[7:0], P5[7:0], P6[7:0], P12[7:0] and P15[7:0] total 72
In other words, the above is the entire system of PSoC5LP.
Regards,
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Yan-san,
I understand that you are asking about 100-TQFP package of PSoC5LP.
These terminals (40, 41, 57 to 62) are NC and are not connected internally, so they cannot be used as GPIO.
The same goes for A1, A9, L1 and L9 in the WLCSP package.
The reason is that the maximum GPIO of PSoC5L is 72 for both 100-TQFP and 98-WLCSP.
P0[7:0], P1[7:0], P2[7:0], P3[7:0], P4[7:0], P5[7:0], P6[7:0], P12[7:0] and P15[7:0] total 72
In other words, the above is the entire system of PSoC5LP.
Regards,
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Yan,
How many more GPIO pins do you need?
You may have already done this but not everyone knows this:
If you set the DWR/Debug Select to GPIO this frees up the pins dedicated for assignment to GPIO.
"Engineering is an Art. The Art of Compromise."
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi Len,
We need 3 more GPIOs. Do you mean by the settings you mentioned, the NC pins(40, 41, 57-62) can be changed to GPIOs?
Thanks,
Yan
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Yan,
As MaMi_1205306 posted those pins are not even connected inside the IC. The maximum GPIO count for the PSoC5LP is 72. The pins listed as NC are extra pins because the package uses is more than the IC die pins available.
When you set the DWR/Debug Select to GPIO then P1[0], P1[1], P1[3], P1[4] and P1[5] are available for GPIO use. Setting other debug modes allocates some or all of these pins for debugging.
The pic above is the pins allocated for debugging for the JTAG 5-pin mode.
"Engineering is an Art. The Art of Compromise."