Is it possible to access the contents of the A0 register within Verilog ?
There are plenty of examples of using verilog to send the output of the Datapath shifters to a pin. But I cannot find any example of sending an 8-bit parallel value from the FIFO to an output pin via the datapath.
Eg. Load a value from the FIFO into A0, have the ALU perform an operation on it, then have verilog access the result to direct it to an output pin.
The various datapath documention shows the 8-bit PO (parallel output) signal being connected to the input of SRCA. But there is no documentation how to make use of this output!
Hello mmcmaster Please look at this article, 13/Oct P5LP_DDS.()...zip file http://www.cypress.com/?app=forum&id=2492&rID=86654 It is use Control register and Status register for passing 8bit data to Verilog module. Look component TAB, DDS.cysch file, DDsCore is the Veriog module. It's not use data_path however, This handy way is doable what you want to. Can it help you?