- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
What would be the most efficient way to control pins from Verilog with minimal cpu overhead?
example, Port 12 shown in the picture below.
Solved! Go to Solution.
- Tags:
- udb
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Apart from the latency, DMA transfer from Control Register, instantiated in verilog, to the Port should work.
odissey1
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Depends how you want to update the pins. If you just want to place pins from different ports all together, you can simply use a control register and link all pins to this control register. The CPU can simply update the control register to modify the state of all pins connected to it.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Firmware only pins can not be driven by PSoC hardware, neither control register nor verilog.
Bob
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Apart from the latency, DMA transfer from Control Register, instantiated in verilog, to the Port should work.
odissey1
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
smart, will try!