Question: Does Synchronous SRAM like when interfaced with an FPGA sensible to cycle jitter OR does it accept everything as long as timing requirements are met?
Answer: The device can accept any kind of incoming jitter as long as the input timing parameters specified in the datasheet (especially set up and hold times) are met.
