Static Timing Analysis

Project : CapSense
Build Time : 01/14/18 14:30:01
Device : CY8C4245AXI-483
Temperature : -40C - 85C
VDDA : 3.30
VDDD : 3.30
Voltage : 3.3
Expand All | Collapse All | Show All Paths | Hide All Paths
+ Timing Violation Section
No Timing Violations
+ Clock Summary Section
Clock Domain Nominal Frequency Required Frequency Maximum Frequency Violation
CapSense_SampleClk(FFB) CapSense_SampleClk(FFB) 94.118 kHz 94.118 kHz N/A
CapSense_SenseClk(FFB) CapSense_SenseClk(FFB) 94.118 kHz 94.118 kHz N/A
Clock(FFB) Clock(FFB) 100.000 kHz 100.000 kHz N/A
CyHFCLK CyHFCLK 24.000 MHz 24.000 MHz N/A
CapSense_SampleClk CyHFCLK 94.118 kHz 94.118 kHz N/A
CapSense_SenseClk CyHFCLK 94.118 kHz 94.118 kHz N/A
Clock CyHFCLK 100.000 kHz 100.000 kHz N/A
EZI2C_1_SCBCLK CyHFCLK 8.000 MHz 8.000 MHz N/A
CyILO CyILO 32.000 kHz 32.000 kHz N/A
CyIMO CyIMO 24.000 MHz 24.000 MHz N/A
CyLFCLK CyLFCLK 32.000 kHz 32.000 kHz N/A
CyRouted1 CyRouted1 24.000 MHz 24.000 MHz N/A
CySYSCLK CySYSCLK 24.000 MHz 24.000 MHz N/A
EZI2C_1_SCBCLK(FFB) EZI2C_1_SCBCLK(FFB) 8.000 MHz 8.000 MHz N/A
+ Clock To Output Section
+ Clock(FFB)
Source Destination Delay (ns)
\PWM:cy_m0s8_tcpwm_1\/line_compl Pin_GreenLED(0)_PAD 21.800
Type Location Fanout Instance/Net Source Dest Delay (ns)
m0s8tcpwmcell F(TCPWM,0) 1 \PWM:cy_m0s8_tcpwm_1\ \PWM:cy_m0s8_tcpwm_1\/clock \PWM:cy_m0s8_tcpwm_1\/line_compl 0.000
Route 1 Net_54 \PWM:cy_m0s8_tcpwm_1\/line_compl Pin_GreenLED(0)/pin_input 5.970
iocell8 P0[2] 1 Pin_GreenLED(0) Pin_GreenLED(0)/pin_input Pin_GreenLED(0)/pad_out 15.830
Route 1 Pin_GreenLED(0)_PAD Pin_GreenLED(0)/pad_out Pin_GreenLED(0)_PAD 0.000
Clock Clock path delay 0.000
\PWM:cy_m0s8_tcpwm_1\/line Pin_RedLED(0)_PAD 21.115
Type Location Fanout Instance/Net Source Dest Delay (ns)
m0s8tcpwmcell F(TCPWM,0) 1 \PWM:cy_m0s8_tcpwm_1\ \PWM:cy_m0s8_tcpwm_1\/clock \PWM:cy_m0s8_tcpwm_1\/line 0.000
Route 1 Net_53 \PWM:cy_m0s8_tcpwm_1\/line Pin_RedLED(0)/pin_input 5.695
iocell1 P1[6] 1 Pin_RedLED(0) Pin_RedLED(0)/pin_input Pin_RedLED(0)/pad_out 15.420
Route 1 Pin_RedLED(0)_PAD Pin_RedLED(0)/pad_out Pin_RedLED(0)_PAD 0.000
Clock Clock path delay 0.000