XMC™ Forum Discussions
XMC™
Dear All,The part number is : XMC1300 series, XMC1302-Q040X0064 I have configured CCU8_CCU80 slice for PWM generation. As per the configuration SR0 is...
Show More
Dear All,
The part number is : XMC1300 series, XMC1302-Q040X0064
I have configured CCU8_CCU80 slice for PWM generation.
As per the configuration SR0 is selected for Interrupt and is working fine, ISR is getting executed.
But when I m selecting SR1 or SR2, ISR is not executed.
Below API is being used
As per reference manual SR0, SR1, SR2 are connected to.
If I am selecting SR0 then ISR is executed.
In SR1 also NVIC is there but still ISR is not executed.
If selecting SR1 or SR2 then ISR is not executed.
Could any one please explain and guide me.
Regards,
Tinchu Show Less
The part number is : XMC1300 series, XMC1302-Q040X0064
I have configured CCU8_CCU80 slice for PWM generation.
As per the configuration SR0 is selected for Interrupt and is working fine, ISR is getting executed.
But when I m selecting SR1 or SR2, ISR is not executed.
Below API is being used
/* Connect period match and one match event to SR0 */
XMC_CCU8_SLICE_SetInterruptNode(SLICE0_PTR,
XMC_CCU8_SLICE_IRQ_ID_PERIOD_MATCH,
XMC_CCU8_SLICE_SR_ID_0);
As per reference manual SR0, SR1, SR2 are connected to.
==================================================================
CCU80.SR0 NVIC; Service request line
CCU80.SR1 NVIC; Service request line
POSIF0.MSETE;
CCU80.SR2 VADC0.BGREQTRI; Service request line
VADC0.G0REQTRI;
VADC0.G1REQTRI;
ERU0.OGU03;
ERU0.OGU13;
==================================================================
If I am selecting SR0 then ISR is executed.
In SR1 also NVIC is there but still ISR is not executed.
If selecting SR1 or SR2 then ISR is not executed.
Could any one please explain and guide me.
Regards,
Tinchu Show Less
XMC™
Hello XMC users.Now I'm trying to execute webserver example on the library.I added HTTP_SERVER_0 App in to App dependency and followed the step by the...
Show More
Hello XMC users.
Now I'm trying to execute webserver example on the library.
I added HTTP_SERVER_0 App in to App dependency and followed the step by the HTTP_SERVER_0 App usage.
But it didn't work, the webpage didn't show like the usage said and the IP refused my access.
I set the IP setting; IP address into ETH_LWIP_0 App : 192.168.0.10, Subnet Mask : 255.255.255.0 and Gateway address:0.0.0.0 .
My kit is XMC-4400, the kit on the usage is XMC-4500 tho.
I think that's not the problem that couldn't work.
Please, let me know how to it works or related examples about connection.
Thanks in advance and I upload my project. Show Less
Now I'm trying to execute webserver example on the library.
I added HTTP_SERVER_0 App in to App dependency and followed the step by the HTTP_SERVER_0 App usage.
But it didn't work, the webpage didn't show like the usage said and the IP refused my access.
I set the IP setting; IP address into ETH_LWIP_0 App : 192.168.0.10, Subnet Mask : 255.255.255.0 and Gateway address:0.0.0.0 .
My kit is XMC-4400, the kit on the usage is XMC-4500 tho.
I think that's not the problem that couldn't work.
Please, let me know how to it works or related examples about connection.
Thanks in advance and I upload my project. Show Less
XMC™
We are experimenting with the QR Buck LED Driver XMC14 demo (VD_QR_BUCK_LED_DRIVER_01). The demo does not appear to enter into quasi-resonant switchi...
Show More
We are experimenting with the QR Buck LED Driver XMC14 demo (VD_QR_BUCK_LED_DRIVER_01). The demo does not appear to enter into quasi-resonant switching as designed.
Checking the hardware connections it appears that there is a good signal at the ZCD pin. However, it does not appear to trigger next switching cycle.
Instead the switching cycle is triggered by timeout of maximum off-time.
Can anyone from Infineon comment on this issue? Is the QR Buck LED Driver Example code fully functional? Show Less
Checking the hardware connections it appears that there is a good signal at the ZCD pin. However, it does not appear to trigger next switching cycle.
Instead the switching cycle is triggered by timeout of maximum off-time.
Can anyone from Infineon comment on this issue? Is the QR Buck LED Driver Example code fully functional? Show Less
XMC™
We have two UART APPs (Channels USIC0CH0 and USIC0CH1) in a single Project. We are facing an Issue while changing the UART Baudrate during Runtime in...
Show More
We have two UART APPs (Channels USIC0CH0 and USIC0CH1) in a single Project. We are facing an Issue while changing the UART Baudrate during Runtime in DAVE 4.3.2. We are able to execute the same thing in DAVE 3.1.8. We are using " UART_SetBaudrate(&UART_1, (uint32_t)4800 , 9)" line to change the baudrate in DAVE 4.3.2. We kindly request all of you to help us resolve this issue ASAP.
Shaunak Agastya Vyas Show Less
Shaunak Agastya Vyas Show Less
XMC™
I'm trying to do a simple interrupt receiver for the UART and, while it works fairly well, I have encountered that sometimes not all characters are re...
Show More
I'm trying to do a simple interrupt receiver for the UART and, while it works fairly well, I have encountered that sometimes not all characters are received, later on,
when more characters are sent, the lost characters appear, as if they have been waiting all the time in the buffer even though the buffer reported it was empty.
After several test I've found that, when using receive buffer, the interrupt only triggers when the fill level of the buffergets bigger than LIMIT. While this would seem ok,
so it helps to reduce interrupt overhead, the result is that some data may be lost.
i.e: if RBCTR.SIZE=1 (two words in buffer) and RBCTR.LIMIT=1 the receive interrupt is triggered every time the buffer holds two words. The result is that any message with an even
number of characters is received correctly while, any message with an odd number of characters is missing the last word because the interrupt will never be triggered.
Something similar will happen for RBCTR.SIZE=5 and RBCTR.LIMIT=5, all the messages that are not multiple of five in size will never be completely received, until more words
are recevied (maybe the next message)
For now I've solved the problem setting RBCTR.LIMIT to zero but this renders the buffer functionality almost useless because one interrupt per word is generated and, at high speeds,
this is not desirable.
Is there a way to recover those words still in the buffer or am I missing something?
Best Regards. Show Less
when more characters are sent, the lost characters appear, as if they have been waiting all the time in the buffer even though the buffer reported it was empty.
After several test I've found that, when using receive buffer, the interrupt only triggers when the fill level of the buffergets bigger than LIMIT. While this would seem ok,
so it helps to reduce interrupt overhead, the result is that some data may be lost.
i.e: if RBCTR.SIZE=1 (two words in buffer) and RBCTR.LIMIT=1 the receive interrupt is triggered every time the buffer holds two words. The result is that any message with an even
number of characters is received correctly while, any message with an odd number of characters is missing the last word because the interrupt will never be triggered.
Something similar will happen for RBCTR.SIZE=5 and RBCTR.LIMIT=5, all the messages that are not multiple of five in size will never be completely received, until more words
are recevied (maybe the next message)
For now I've solved the problem setting RBCTR.LIMIT to zero but this renders the buffer functionality almost useless because one interrupt per word is generated and, at high speeds,
this is not desirable.
Is there a way to recover those words still in the buffer or am I missing something?
Best Regards. Show Less
XMC™
The XMC4000 Flash memory can be read and write protected. The protection is configured by programming the User Configuration Blocks “UCB”.For an effec...
Show More
The XMC4000 Flash memory can be read and write protected. The protection is configured by programming the User Configuration Blocks “UCB”.
For an effective IP protection the Flash read protection must be activated. This ensures system wide that the Flash cannot be read from external or changed without
authorization.
Attach power point slide shall provide some Know How to this flash memory protection using User 0 Read/Write protect and also a temporary/permanent unprotect.
Important !!!!
Please know what you are doing as there is chance that the MCU will be locked forever due to improper procedures... Show Less
For an effective IP protection the Flash read protection must be activated. This ensures system wide that the Flash cannot be read from external or changed without
authorization.
Attach power point slide shall provide some Know How to this flash memory protection using User 0 Read/Write protect and also a temporary/permanent unprotect.
Important !!!!
Please know what you are doing as there is chance that the MCU will be locked forever due to improper procedures... Show Less
XMC™
Hi,I am trying to configure the CAN Module of my XMC4200.I followed the MutliCAN application note. In my main function I send a message every 100ms.My...
Show More
Hi,
I am trying to configure the CAN Module of my XMC4200.
I followed the MutliCAN application note. In my main function I send a message every 100ms.
My ECU is connected to a PCAN Usb dongle.
Now the problem:
I can only receive error frames. (stoff error, other errors).
The bit timing must be the problem.
This is what my bit timing config looks like:
In the CAN Init function I call the XMC function: XMC_CAN_NODE_NominalBitTimeConfigure(CAN_NODE1, &CanBaud_cfg);
Per brute force in noticed that with the following bit timing config, I can receive messages, but there are still many errors:
XMC_CAN_NODE_NOMINAL_BIT_TIME_CONFIG_t CanBaud_cfg=
{
.can_frequency = 65000000, // fCAN=120MHz
.baudrate = (1000 * 500), // baudrate=1000K
.sample_point = (10000), // Sample point=87,5%
.sjw = 1 // SJW=1+1
};
The strange thing is that my Global CAN Node is initialized to 80Mhz. How is this possible? I need a bit timing where I have no error frames. Show Less
I am trying to configure the CAN Module of my XMC4200.
I followed the MutliCAN application note. In my main function I send a message every 100ms.
My ECU is connected to a PCAN Usb dongle.
Now the problem:
I can only receive error frames. (stoff error, other errors).
The bit timing must be the problem.
This is what my bit timing config looks like:
XMC_CAN_NODE_NOMINAL_BIT_TIME_CONFIG_t CanBaud_cfg=
{
.can_frequency = CAN_FREQUENCY_80, // fCAN=80MHz
.baudrate = (1000 * 500), // baudrate=500K
.sample_point = (8000), // Sample point=80%
.sjw = 2 // SJW=1+1
};
In the CAN Init function I call the XMC function: XMC_CAN_NODE_NominalBitTimeConfigure(CAN_NODE1, &CanBaud_cfg);
Per brute force in noticed that with the following bit timing config, I can receive messages, but there are still many errors:
XMC_CAN_NODE_NOMINAL_BIT_TIME_CONFIG_t CanBaud_cfg=
{
.can_frequency = 65000000, // fCAN=120MHz
.baudrate = (1000 * 500), // baudrate=1000K
.sample_point = (10000), // Sample point=87,5%
.sjw = 1 // SJW=1+1
};
The strange thing is that my Global CAN Node is initialized to 80Mhz. How is this possible? I need a bit timing where I have no error frames. Show Less
XMC™
We have been using XMC1300 J-Link Lite Bootkit to Get/Set BMI, Program and Debug XMC1302. We have ordered four new XMC1300 J-Link Lite Bootkits last m...
Show More
We have been using XMC1300 J-Link Lite Bootkit to Get/Set BMI, Program and Debug XMC1302. We have ordered four new XMC1300 J-Link Lite Bootkits last month. With our old bootkit (the same model but previously ordered than these four), we were able to do all these three operations. But I am afraid to let you know that we are not able to Get/Set BMI from these new Kits though we are able to program and debug. The error states that we have to update the driver, we also did that. Now the driver is up-to-date. FYI, this problem lies in both DAVE 3.1.8 and DAVE 4.1.2.We are quite an old customer of Segger and Infineon, so I kindly request you to help us resolve this issue as soon as possible.
Thanks in advance.
Shaunak Agastya Vyas Show Less
Thanks in advance.
Shaunak Agastya Vyas Show Less
XMC™
Today version 1.3.2 of the OpenBLT open source bootloader was released. It can be downloaded from: https://www.feaser.com/openblt/doku.php?id=download...
Show More
Today version 1.3.2 of the OpenBLT open source bootloader was released. It can be downloaded from: https://www.feaser.com/openblt/doku.php?id=download.
It now includes demo programs for the XMC1400 (Boot Kit) and the XMC4700 (Relax Kit) that can perform firmware updates via RS232 and the CAN bus.
They are pre-configured for the Dave 4 development environment and the IAR Embedded Workbench. I think this should cover everyone's needs.
Support for firmware updates from SD-card, via TCP/IP, or via USB is planned for later this year on the XMC4700 Relax Kit.
Feedback and ideas are always welcome!
-Frank Show Less
It now includes demo programs for the XMC1400 (Boot Kit) and the XMC4700 (Relax Kit) that can perform firmware updates via RS232 and the CAN bus.
They are pre-configured for the Dave 4 development environment and the IAR Embedded Workbench. I think this should cover everyone's needs.
Support for firmware updates from SD-card, via TCP/IP, or via USB is planned for later this year on the XMC4700 Relax Kit.
Feedback and ideas are always welcome!
-Frank Show Less
XMC™
Hi,I am using four VADC channels from two groups(two from each group) and two GPDMA channels to transfer the result to memory. The VADCs are in auto t...
Show More
Hi,
I am using four VADC channels from two groups(two from each group) and two GPDMA channels to transfer the result to memory. The VADCs are in auto triggering mode..
I can see that the micro controller is busy full time in the DMA ISR itself..The control is not even coming to main.c while loop..Can anybody tell me what is the problem?
I am hereby attaching my VADC configuration and GPDMA configuration.. Show Less
I am using four VADC channels from two groups(two from each group) and two GPDMA channels to transfer the result to memory. The VADCs are in auto triggering mode..
I can see that the micro controller is busy full time in the DMA ISR itself..The control is not even coming to main.c while loop..Can anybody tell me what is the problem?
I am hereby attaching my VADC configuration and GPDMA configuration.. Show Less