- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
We have this figure in the reference manual.
17.8.2 Data Alignment
How we have to interpret this in 12-bit mode? We have 16-bit result in 12-bit mode?
Solved! Go to Solution.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
In order to increase the resolution or remove some noise from the input signal, the XMC4000 VADC implements three Standard Data Reduction modes. A simple built-in accumulator can sum up two, three or four consecutive conversions into one Result Register. This applies to all available result registers except the Global Result Register. This can increase the resolution without any software computation. So summing up 4 bits can increase the resolution of the final result. The result will be less than 16 bits though.
Best Regards,
Vasanth
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
In order to increase the resolution or remove some noise from the input signal, the XMC4000 VADC implements three Standard Data Reduction modes. A simple built-in accumulator can sum up two, three or four consecutive conversions into one Result Register. This applies to all available result registers except the Global Result Register. This can increase the resolution without any software computation. So summing up 4 bits can increase the resolution of the final result. The result will be less than 16 bits though.
Best Regards,
Vasanth