Jul 29, 2021
02:34 AM
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Jul 29, 2021
02:34 AM
Hello devs,
I'm interfacing an SPI-connected ADC chip to retrieve AD channel data from it.
Therefore I sent 2 transfers of 32 bit each to simultaenously receive 2x 32 bit. Each transfers starts with a chip select assertion and stops with chip select de-assertion.
Unfortunately the SPI speed cannot be increased above 5 MHz. TX/RX of whole 64 bits currently takes ~20 us. I'd rather use that time to perfom other operations than to wait for the data to become sent/received.
I though about using FIFO / DMA-driven transfer.
1. If using FIFO, can I prepare the FIFO once and send it again and again without the need to refill the TX FIFO? Is it possible to also add TCI (Transfer Control Information) then?
2. If using DMA-driven transfer, am I able to add TCI to the TX data so that chip select lines are correctly pulled?
Best regards,
Ernie T
I'm interfacing an SPI-connected ADC chip to retrieve AD channel data from it.
Therefore I sent 2 transfers of 32 bit each to simultaenously receive 2x 32 bit. Each transfers starts with a chip select assertion and stops with chip select de-assertion.
Unfortunately the SPI speed cannot be increased above 5 MHz. TX/RX of whole 64 bits currently takes ~20 us. I'd rather use that time to perfom other operations than to wait for the data to become sent/received.
I though about using FIFO / DMA-driven transfer.
1. If using FIFO, can I prepare the FIFO once and send it again and again without the need to refill the TX FIFO? Is it possible to also add TCI (Transfer Control Information) then?
2. If using DMA-driven transfer, am I able to add TCI to the TX data so that chip select lines are correctly pulled?
Best regards,
Ernie T
Solved! Go to Solution.
1 Solution
Nov 15, 2021
01:06 AM
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Nov 15, 2021
01:06 AM
Is it possible to also add TCI (Transfer Control Information) then? If using DMA-driven transfer, am I able to add TCI to the TX data so that chip select lines are correctly pulled?
No.
3 Replies
Aug 02, 2021
02:36 AM
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Aug 02, 2021
02:36 AM
1. If using FIFO, can I prepare the FIFO once and send it again and again without the need to refill the TX FIFO?
No.
2. Is it possible to also add TCI (Transfer Control Information) then? If using DMA-driven transfer, am I able to add TCI to the TX data so that chip select lines are correctly pulled?
why do you want to use the TCI(Transfer Control Information)? The driver we provided has already set this situation.
No.
2. Is it possible to also add TCI (Transfer Control Information) then? If using DMA-driven transfer, am I able to add TCI to the TX data so that chip select lines are correctly pulled?
why do you want to use the TCI(Transfer Control Information)? The driver we provided has already set this situation.
Sep 06, 2021
04:10 AM
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Sep 06, 2021
04:10 AM
Thank you for reply, GLLing.
About 2: I'd like to have put two transfers into the DMA buffer and have it transferred one after another. I'm not sure whether your answer was a "yes" or "no".
About 2: I'd like to have put two transfers into the DMA buffer and have it transferred one after another. I'm not sure whether your answer was a "yes" or "no".
Nov 15, 2021
01:06 AM
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Nov 15, 2021
01:06 AM
Is it possible to also add TCI (Transfer Control Information) then? If using DMA-driven transfer, am I able to add TCI to the TX data so that chip select lines are correctly pulled?
No.