Does the Cypress Cortex R7 core in the 43907 parts incorporate an embedded trace macrocell?
ARM lists the feature as "optional" for core implementations.
If so, are there internal pad references that I can used to check with the packaging house to verify if & where they are bonded routed out to the LGA?
