- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
FAQ stated that a) the space between the “P” and “N” signal tracks should be twice the width of the tracks, b) MIPI lane should have 100 ohm impedance. Is it mandatory to follow both rules or can only maintain impedance and discard the twice spacing requirement?
Solved! Go to Solution.
- Labels:
-
USB Superspeed Peripherals
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi Rajesh,
The MIPI lane guidelines mentioned in the AN70707 are taken from the official MIPI CSI2 spec. Some of the issues can occur at specific frequencies, even though they may not be that apparent. We do not recommend avoiding the guidelines mentioned.
Best Regards,
AliAsgar
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi Rajesh,
The MIPI lane guidelines mentioned in the AN70707 are taken from the official MIPI CSI2 spec. Some of the issues can occur at specific frequencies, even though they may not be that apparent. We do not recommend avoiding the guidelines mentioned.
Best Regards,
AliAsgar