- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
I have to transfer data from FX3 to FPGA using GPIF II interface.I'm using the firmware that is in AN65974 and i will give data through control center.But i'm able to receive only starting 2 bytes,the remaining bytes are missing,as shown in below snapshot.What may be the reason for this,kindly anyone let me know the issue.
Regards,
Aswini
Solved! Go to Solution.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello Aswini,
I tried to reproduce at my end.
I programmed the FX3 with default firmware and checked the flags before and after transfer (without reading it on GPIF side)
These are the traces i got with proper PCLK - initially low and gets high when some data is transferred. Flags C goes low again when DMA buffer is FULL
I also observed that if PCLK is not given properly these flags misbehave. Trace with flags without proper PCLK and before data transfer .
Initially before transfer both flags will be low as mentioned in state machine. So before transferring you should get both flags low.
Regards,
Rashi
Rashi
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello Aswini,
I tried to reproduce at my end.
I programmed the FX3 with default firmware and checked the flags before and after transfer (without reading it on GPIF side)
These are the traces i got with proper PCLK - initially low and gets high when some data is transferred. Flags C goes low again when DMA buffer is FULL
I also observed that if PCLK is not given properly these flags misbehave. Trace with flags without proper PCLK and before data transfer .
Initially before transfer both flags will be low as mentioned in state machine. So before transferring you should get both flags low.
Regards,
Rashi
Rashi
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello,
Based on your traces i'm thinking that the problem is with PCLK(FPGA side).So,can you send me the snapshot of your FPGA block design,so that i will compare it with my FPGA design(mainly clock connection).
And also please send me the FPGA files which you are using now.
Regards,
Aswini
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi Aswini,
I didn't check this with FPGA but with another CYUSB3KIT-003 (Master) .
I tested this with two CYUSB3KIT-003, one as Master (drives PCLK) and other as Slave and checked the flags status. I have just connected GPIO 16 i.e. PCLK of both kits using jumper wires
Regards,
Rashi
Rashi