Tip / Sign in to post questions, reply, level up, and achieve exciting badges. Know more

USB superspeed peripherals

Level 1
First reply posted First question asked Welcome!
Level 1


I am trying to use the FX3 SlaveFIFO in 32-bit mode for automatic DMA transferring. I am able to fill up the buffers and send data to the host, however I noticed half of each of the 32-bit words are missing. This leads me to believe it is operating in 16-bit mode. 

Am I missing a configuration somewhere? Note I have setSysClk400 set to True.

For reference, see main C source file that implements this. The project is a modification of AN75779 firmware, and uses the GPIF design from AN65974.



1 Solution
Moderator First question asked 1000 replies posted 750 replies posted

Hello Nicholas,

Please answer the following questions so that we can understand the issue better:

1. Please elaborate the following statement in your description:

"however I noticed half of each of the 32-bit words are missing"

Does this mean that if the FPGA (or master) is sending 0xABCDEF00 for one PCLK, then only 0xEF00 is captured by FX3 and the remaining data is lost? Please let me know if my understanding is correct or not. If my understanding is correct, then please let me know how this was confirmed. If my understanding is wrong, then please feel free to correct me.

2. I find that the #define CY_FX_SLFIFO_GPIF_16_32BIT_CONF_SELECT is used to switch between 16 bit and 32 bit interface. But, I find that CyU3PGpifLoad () is always called with the same configuration irrespective of the value of CY_FX_SLFIFO_GPIF_16_32BIT_CONF_SELECT. Please let me know if the second word of GPIF register values is changed based on the value of CY_FX_SLFIFO_GPIF_16_32BIT_CONF_SELECT. This is needed to switch between 16 and 32 bit interfaces. You can refer to the cyfxgpif_syncsf.h in the default Slave FIFO project to understand this change better.

Best Regards,

View solution in original post

3 Replies