Tip / Sign in to post questions, reply, level up, and achieve exciting badges. Know more

USB superspeed peripherals Forum Discussions

Anonymous
Not applicable

Hi there, I am interfacing an Altera DE1 board to ezusb3 and have been looking through the vhdl documentation for the slaveFIFO2bstream_out.vhd (down load is AN65974). I notice that a mega function for DDR is included as a component. Initially I thought this was just used to double the frequency from 50MHZ to 100MHZ, but after simulation I see that the PLL component doubles clock frequency. The only thing that i can see the DDR do is change the phase of the output clock. Is this megafunction necessary to interface with the EZUSB3 (for stream out to slave fifo) or is it a remnant of a previous architecture from a more complicated design?

   

 download of sample code: http://www.cypress.com/documentation/application-notes/an65974-designing-ez-usb-fx3-slave-fifo-inter...

0 Likes
1 Reply
KandlaguntaR_36
Moderator
Moderator
Moderator
100 likes received 50 likes received 25 likes received

The FPGA code is developed and fixed to demonstrate the Slave FIFO interface of FX3.

   

We don't have any expertise on FPGA.

   

Let us know if there is any query/issue on FX3 side.

0 Likes