- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi, I'm engineer developing camera modules using FX3 controller.
I'm configuring FX3 GPIF-II interface for some image sensor now.
The sensor support resolution as 2560x721x30FPS.
And data bus line is 10 lines and PCLK from sensor is 120Mhz.
But the FX3 is not support PCLK over 100 Mhz, isn,t it?
So I'm figuring out solving this problem.
If the PCLK is over 100Mhz, what problem is occured?
How can I solve this problem?
Please give me the solution.
Solved! Go to Solution.
- Labels:
-
USB Superspeed Peripherals
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
The maximum clock supported by GPIF II interface is 100 MHz. Using higher clock speeds can cause unreliability.
We recommend to use the PCLK below 100MHz. Unfortunately we wont be able to support issues occuring due to GPIF clock speeds greater than 100MHz.
Best Regards,
AliAsgar
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
The maximum clock supported by GPIF II interface is 100 MHz. Using higher clock speeds can cause unreliability.
We recommend to use the PCLK below 100MHz. Unfortunately we wont be able to support issues occuring due to GPIF clock speeds greater than 100MHz.
Best Regards,
AliAsgar
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Thanks for your replying.
I'll ask to decrease PCLK under 100Mhz to ISP manufacturer.
Have a nice day!