Jun 04, 2019
01:26 PM
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Jun 04, 2019
01:26 PM
I am reading the datasheet of CYUSB301X, page 25, Figure 11. Synchronous Slave FIFO Read Mode. I have one question regarding the firs tACCD in the diagram while a single read to the FIFO address "An". Is it a mistake of the datasheet of the position of the tACCD that should start from SLRDn to the first valid "Data Out"?
Is there any timing requirement on asserting SLOEn signal?
Thanks,
-Tom
Solved! Go to Solution.
1 Solution
Jun 06, 2019
09:35 AM
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Jun 06, 2019
09:35 AM
Answer from the support team:
Hello Tom,
Thank you for contacting Cypress Technical Support. Yes, tACCD is marked mistakenly from FLAGA to SLRD. It is supposed to be SLRD to Data Out. Thank you so much for notifying the mistake to us. We will correct this in next revision. There is no timing requirement on asserting SLOEn signal. Please let me know if you have any further queries. Regards, Sridhar
2 Replies
Jun 05, 2019
11:48 AM
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Jun 05, 2019
11:48 AM
Jun 06, 2019
09:35 AM
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Jun 06, 2019
09:35 AM
Answer from the support team:
Hello Tom,
Thank you for contacting Cypress Technical Support. Yes, tACCD is marked mistakenly from FLAGA to SLRD. It is supposed to be SLRD to Data Out. Thank you so much for notifying the mistake to us. We will correct this in next revision. There is no timing requirement on asserting SLOEn signal. Please let me know if you have any further queries. Regards, Sridhar