- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi cypress experts,
This is a question about high resolution (4208x3120@1fps, 3840x2160@2fps) in high-speed mode.
It works at lower resolution, only high resolution will get "CB failure".
And it can work at super-speed with all resolutions, same conditions and even higher frame rate.
I think the bit rate of my setting is within the usb2.0 limit, my image format is UYVY and using a ISP with CX3.
I have tried to increase dma buffer to maximum(size: 0xDCC0, count: 2), but it still got "CB failure" issue.
Because of my application need bigger code area, the 2-stage boot area 32KB is giving to code area.
Thus, do you have any suggestion for this question?
Thanks your time and looking for your feedback.
- Labels:
-
USB Superspeed Peripherals
- Tags:
- cx3
- high-speed
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
Could you share snippets of the CX3 configuration utility?
Also let me know which API is failing and what is the error code?
Does it stream anything with the high res in high speed mode, or does it throw error at the start itself?
Best Regards,
AliAsgar
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi AliAsgar,
For my CX3 configuration utility,
/* Configuration parameters for 4208*3120 */
CyU3PMipicsiCfg_t cfgUvc3120pNoMclk = {
CY_U3P_CSI_DF_YUV422_8_2, /* dataFormat */
4, /* numDataLanes */
2, /* pllPrd */
98, /* pllFbd */
CY_U3P_CSI_PLL_FRS_250_500M, /* pllFrs */
CY_U3P_CSI_PLL_CLK_DIV_4, /* csiRxClkDiv */
CY_U3P_CSI_PLL_CLK_DIV_2, /* parClkDiv */
0x00, /* mClkCtl */
CY_U3P_CSI_PLL_CLK_DIV_2, /* mClkRefDiv */
4208, /* hResolution */
0x01 /* fifoDelay */
};
/* Configuration parameters for 3840*2160 */
CyU3PMipicsiCfg_t cfgUvc2160pNoMclk = {
CY_U3P_CSI_DF_YUV422_8_2, /* dataFormat */
4, /* numDataLanes */
2, /* pllPrd */
97, /* pllFbd */
CY_U3P_CSI_PLL_FRS_250_500M, /* pllFrs */
CY_U3P_CSI_PLL_CLK_DIV_4, /* csiRxClkDiv */
CY_U3P_CSI_PLL_CLK_DIV_2, /* parClkDiv */
0x00, /* mClkCtl */
CY_U3P_CSI_PLL_CLK_DIV_2, /* mClkRefDiv */
3840, /* hResolution */
0x01 /* fifoDelay */
};
I have no idea for which API is failing...
I using CyU3PMipicsiGetErrors to get a error. (errCnts.frmErrCnt = 1)
and my uart log as below.
AplnStrt:SMState = 0x2
Prod = 0 Cons = 0 Prtl_Sz = 0 Frm_Cnt = 0 Frm_Sz = 0 B
0 1 0 0 0 0 0 0 0
CB failure
AplnStop:SMState = 0x5
AplnStrt:SMState = 0x1
Prod = 0 Cons = 0 Prtl_Sz = 0 Frm_Cnt = 0 Frm_Sz = 0 B
0 0 0 1 0 0 0 0 0
CB failure
AplnStop:SMState = 0x5
AplnStrt:SMState = 0x1
Prod = 0 Cons = 0 Prtl_Sz = 0 Frm_Cnt = 0 Frm_Sz = 0 B
0 0 0 1 0 0 0 0 0
CB failure
AplnStop:SMState = 0x5
AplnStrt:SMState = 0x1
Prod = 0 Cons = 0 Prtl_Sz = 0 Frm_Cnt = 0 Frm_Sz = 0 B
0 0 0 1 0 0 0 0 0
CB failure
AplnStop:SMState = 0x7
AplnStrt:SMState = 0x1
Prod = 0 Cons = 0 Prtl_Sz = 0 Frm_Cnt = 0 Frm_Sz = 0 B
0 0 0 1 0 0 0 0 0
CB failure
...
It seems to throw the error at the start.
Thanks for your feedback.
BR,
Nian
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi Nian,
It would be better if you could share the snippet of the CX3 configuration utility GUI.
Could you share your firmware project with me?
Best Regards,
AliAsgar
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi AliAsgar,
For this "Also let me know which API is failing and what is the error code?" reply.
I found CyU3PDmaMultiChannelCommitBuffer fails and the error code is CY_U3P_ERROR_INVALID_SEQUENCE.
I have tried the way KBA218830 , but the error still got.
For some reasons that I can't share the firmware project...
But I can share my cx3config file with you.
And it is for super-speed configuration, the high-speed just modify frame rate and ISP speed.
Thanks for your feedback.
BR,
Nian
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi Nian,
Can you share the wireshark traces with us for 4208 @ 1fps case with USB 2? How much is the DMA buffer size?
Also in the cx3Config utility which you shared, there are errors. Can you change the video characteristics, so that there are no errors in the CX3 configuration utility.
One of the thing which I noticed was, for 4208@1fps case, 300 MHz CSI clock causes errors, changing it to 200MHz solves the issue. Please write the camera register settings based on these characteristics.
Best Regards,
AliAsgar
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi AliAsgar,
I apologize for the late reply.
In my project, the DMA buffer size is 36816 bytes + 16 bytes(header + footer) and buffer count is 3.
I've checked the cx3Config and made the corrections as you suggested. You can refer to "image_UYVY_3120p_HS" and "image_UYVY_2160p_HS".
However, the problem still have...
The attached is the wireshark traces for 4208x3120@1fps case with USB2.
Please, Could you give me more suggestion?
btw, I know the output pixel clock should be less than 100MHz.
But if I set the output pixel clock to less than 100MHz, it won't work at super speed.
Thanks for your feedback.
BR,
Nian
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi Nian,
Any updates?
Regards,
AliAsgar
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi AliAsgar,
I still have the issues with my camera.
I wait for a high speed oscilloscope to measure the signal.
If there is news, I will update to you.
Thanks.
BR,
Nian