- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi, All
In case of SPI communication Master Mode (CPOL=1 / CPHA=1) in CY7C65211A, this is a question.
1. There is no timing specification for CS in the datasheet.
It can be adjusted to MISO or CLK, but if there is a specification that can be checked, please let me know.
2. Output strength is the default value, is it slow rate? Is it fast rate? Please tell us.
Best Regards,
Alex.
Solved! Go to Solution.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi Alex,
1) Apologies for the delay. Can you please confirm if you are referring to Tdata2cs (data to chip select delay) and Tcs2data (chip select to data delay)? If yes, please refer to the following equation:
Tcs2data/Tdata2cs = 0.45* TSPI_CLK
For Example, if the frequency is 3MHZ, then it will be 150ns (0.45 * (1/3MHz) = 0.45*0.33*1000 = 150ns) Please let us know if you have any queries related to this.
2) The GPIO_PAD operates as fast slew in the initial state of the chip.
Regards,
Meghavi
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi Alex,
1) The Chip Select timing is different in different SPI protocols. Please refer to the 25-28 pages in the datasheet.
2) Can you please elaborate more on this?
Regards,
Meghavi
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi Meghavi,
Thanks for your reply.
1) Inquire about CY7C65211A AC Timing(hold and setup time) .
- Master Mode / CPHA = 1 & CPOL = 1
- Request : SCK (CPOL =1) to MISO Setup time (TDSI) = 20ns / There is no hold time. Can I see it as 0ns? Please tell me hold time spicification.
- Request : Please tell me the CS timing for each spi protocol. (■ Motorola / ■ Texas Instruments / ■ National Semiconductors)
2) In the CY7C65211A AC Timing, is the strength of the GPIO output set to a slow slew rate or a fast slew rate by default?
Best Regards,
Alex.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi Alex,
1) Apologies for the delay. Can you please confirm if you are referring to Tdata2cs (data to chip select delay) and Tcs2data (chip select to data delay)? If yes, please refer to the following equation:
Tcs2data/Tdata2cs = 0.45* TSPI_CLK
For Example, if the frequency is 3MHZ, then it will be 150ns (0.45 * (1/3MHz) = 0.45*0.33*1000 = 150ns) Please let us know if you have any queries related to this.
2) The GPIO_PAD operates as fast slew in the initial state of the chip.
Regards,
Meghavi