Tip / Sign in to post questions, reply, level up, and achieve exciting badges. Know more

USB hosts hubs transceivers

NXTY_Nishinaga
Level 1
25 sign-ins 5 replies posted 5 questions asked
Level 1

Hello,

I have a question about the operation of DSx_PWREN ( or PWR_EN) in CYUSB33xx and CYUSB230x.

When is DSx_PWREN ( or PWR_EN) turned On/Off ? 

What is the trigger for DSx_PWREN ( or PWR_EN) to turn ON / OFF?

Is it related to the timing of connecting and disconnecting the USB host?

 

0 Likes
1 Solution
Ajeethkumar
Moderator
Moderator 100 sign-ins 25 solutions authored 5 likes given
Moderator

Hi,

DSx_PWREN (or PWR_EN) is an output signal generated by HX3 and controls VBUS. DSx_PWREN (or PWR_EN) will be de-asserted by HX3 to switch off power on all four ports when there is an overcurrent event on any port. It also sends an interrupt to the host to notify that the overcurrent event occurred and now the power is turned off for the ports. Following this, the host will check for the overcurrent event and enable power for the ports again if it is cleared. So, the time for PWREN assertion depends on the host, and HX3 won't enable it on its own unless it is reset or power cycled. Please refer to section 10.13.5 of the USB 3.2 spec for a more detailed explanation.

 

Thanks,

Ajeeth

View solution in original post

0 Likes
1 Reply
Ajeethkumar
Moderator
Moderator 100 sign-ins 25 solutions authored 5 likes given
Moderator

Hi,

DSx_PWREN (or PWR_EN) is an output signal generated by HX3 and controls VBUS. DSx_PWREN (or PWR_EN) will be de-asserted by HX3 to switch off power on all four ports when there is an overcurrent event on any port. It also sends an interrupt to the host to notify that the overcurrent event occurred and now the power is turned off for the ports. Following this, the host will check for the overcurrent event and enable power for the ports again if it is cleared. So, the time for PWREN assertion depends on the host, and HX3 won't enable it on its own unless it is reset or power cycled. Please refer to section 10.13.5 of the USB 3.2 spec for a more detailed explanation.

 

Thanks,

Ajeeth

0 Likes