Type-C to DP 的差分线阻抗问题

公告

大中华汽车电子生态圈社区并入开发者社区- 更多资讯点击此

Tip / 登入 to post questions, reply, level up, and achieve exciting badges. Know more

cross mob
arthurliu
Level 3
Level 3
Distributor - Yuban(GC)
100 sign-ins 25 replies posted 50 sign-ins

Hi

我想问下CCG2  type-c to DP 在layout时的注意事项是什么,差分线阻抗多少欧。

0 点赞
1 解答
ShifangZ_26
Moderator
Moderator
Moderator
10 likes given 250 sign-ins 1000 replies posted

Hello ,

1. CCG2 相关的PCB layout 可以参考这个AN:https://www.infineon.com/dgdl/Infineon-AN95599_Hardware_Design_Guidelines_for_EZ_PD_CCG2-Application... 

2. 根据DP 信号的规范,差分线的阻抗是100Ω。

Best Regards,

Lisa

在原帖中查看解决方案

0 点赞
1 回复
ShifangZ_26
Moderator
Moderator
Moderator
10 likes given 250 sign-ins 1000 replies posted

Hello ,

1. CCG2 相关的PCB layout 可以参考这个AN:https://www.infineon.com/dgdl/Infineon-AN95599_Hardware_Design_Guidelines_for_EZ_PD_CCG2-Application... 

2. 根据DP 信号的规范,差分线的阻抗是100Ω。

Best Regards,

Lisa

0 点赞