Dec 25, 2021
10:26 PM
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Dec 25, 2021
10:26 PM
Dears.
Now I’m evaluating CAN clock tolerance and found the following link
Link : PLL Clock Jitter Impact on CAN Precision in TRAVEO... - Infineon Developer Community
I understood that each “For 125ns(SID342), 500ns(SID343), 1000ns(SID344), 10000ns(SID345)” in Datasheet means data speed.
In the link, it is calculated for CAN 1Mbps use case, so I believe that PLL jitter should be 0.5ns not 0.75ns.
Because “For 1000ns” means 1MHz. Could you review my understanding is correct ?
Best regards,
Kevin Han.
Labels
- Labels:
-
Automotive Traveo_II
2 Replies
Jan 05, 2022
01:00 AM
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Jan 05, 2022
01:00 AM
Hello @WonjinHan
Your understanding is correct. SID344 would apply. We will initiate a change to the KBA.
Regards
Jan 05, 2022
05:50 AM
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Jan 05, 2022
05:50 AM
Hello Pranith.
Thank you for your answer and good to hear that.
Best regards,
Kevin Han.