Tip / Sign in to post questions, reply, level up, and achieve exciting badges. Know more

TRAVEO™ T2G

WoHa_955446
Level 4
100 sign-ins 50 replies posted 50 sign-ins
Level 4

Dears.

 

Now I’m evaluating CAN clock tolerance and found the following link

Link : PLL Clock Jitter Impact on CAN Precision in TRAVEO... - Infineon Developer Community

 

I understood that each “For 125ns(SID342), 500ns(SID343), 1000ns(SID344), 10000ns(SID345)” in Datasheet means data speed.

In the link, it is calculated for CAN 1Mbps use case, so I believe that PLL jitter should be 0.5ns not 0.75ns.

Because “For 1000ns” means 1MHz. Could you review my understanding is correct ?

PLL_JITTER.png

 

 

Best regards,

Kevin Han.

0 Likes
2 Replies
Pranith
Moderator
Moderator 100 sign-ins 50 sign-ins 25 replies posted
Moderator

Hello @WoHa_955446 

Your understanding is correct. SID344 would apply. We will initiate a change to the KBA.

Regards

WoHa_955446
Level 4
100 sign-ins 50 replies posted 50 sign-ins
Level 4

Hello Pranith.

Thank you for your answer and good to hear that. 

 

Best regards, 

Kevin Han. 

0 Likes