- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello All,
In Traveo II can we reconfigure the PLL settings(CM4) after PLL is locked in CM0+.
Solved! Go to Solution.
- Tags:
- traveo ii
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi Venkatesh,
I guess you mean
Can the application processor (CM4) safely reconfigure the PLL which is in its own clockpath?
The register manual says "do not change settings while the PLL is enabled and connected to logic".
So, for my understanding a safe way for the application processor would be to
- disable the clock supervision of the PLL output clock (if it was previously enabled)
- set CLK_PLL_CONFIG.BYPASS_SEL to 2 (PLL_REF), now CM4 runs on input clock of PLL
- disable the PLL with CLK_PLL_CONFIG.ENABLE = 0
- reconfigure the divider
- set CLK_PLL_CONFIG.BYPASS_SEL to 0 (AUTO)
- re-enable the PLL
- wait for CLK_PLL_STATUS is LOCKED, maybe implement some timeout supervision here
- re-activate clock supervision for the new clock frequency
Consider the number of clock cycles the CLK_PLL_CONFIG register description quotes for latency before settings take effect / before subsequent settings should be made (like "When changing BYPASS_SEL, do not turn off the reference clock or PLL clock for five cycles (whichever is slower).")
Good luck
JJACK
Addendum: In the context of a Phased Locked Loop, a control loop, "locked" means that transients have died down, regulation has stabilized an that the actual value at the output is equal to the reference value.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi @Venkatesh
Could you please elaborate a little more regarding your application? Why exactly do you want to reconfigure the PLL? Also, we didn't understand what you meant by 'PLL settings(CM4) after PLL is locked in CM0+'. Could you please explain what you mean by this CM4 and CM0+ reference?
Regards.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi Venkatesh,
I guess you mean
Can the application processor (CM4) safely reconfigure the PLL which is in its own clockpath?
The register manual says "do not change settings while the PLL is enabled and connected to logic".
So, for my understanding a safe way for the application processor would be to
- disable the clock supervision of the PLL output clock (if it was previously enabled)
- set CLK_PLL_CONFIG.BYPASS_SEL to 2 (PLL_REF), now CM4 runs on input clock of PLL
- disable the PLL with CLK_PLL_CONFIG.ENABLE = 0
- reconfigure the divider
- set CLK_PLL_CONFIG.BYPASS_SEL to 0 (AUTO)
- re-enable the PLL
- wait for CLK_PLL_STATUS is LOCKED, maybe implement some timeout supervision here
- re-activate clock supervision for the new clock frequency
Consider the number of clock cycles the CLK_PLL_CONFIG register description quotes for latency before settings take effect / before subsequent settings should be made (like "When changing BYPASS_SEL, do not turn off the reference clock or PLL clock for five cycles (whichever is slower).")
Good luck
JJACK
Addendum: In the context of a Phased Locked Loop, a control loop, "locked" means that transients have died down, regulation has stabilized an that the actual value at the output is equal to the reference value.