robustness of DS/VS in NVRAM

Tip / Sign in to post questions, reply, level up, and achieve exciting badges. Know more

cross mob
Anonymous
Not applicable

Is there any robustness or sustainability difference between DS and VS in NVRAM?

I found sometimes VS data is cleared when power corruption happens, but DS is not.

0 Likes
1 Solution
MichaelF_56
Moderator
Moderator
Moderator
250 sign-ins 25 comments on blog 10 comments on blog

Note that VS and DS are just firmware representations.  Niether should change within the context of physical NVRAM/EEPROM.

However, the developers have seen cases where power corruption causes issues within EEPROM and may trigger a write (false logic level) when it is not intended.

HW write protect is enabled by default for this reason as the application has to toggle WP for a write to occur, potentially helping to avoid these types of anaolies.

Because serial flash (as opposed to EEPROM) leverages a much more involved process for writes, this is not an issue with serial flash.

j.t vik86

View solution in original post

0 Likes
2 Replies
BoonT_56
Employee
Employee
500 likes received 250 likes received 100 likes received

maxsong created a very good article here which describes some of the intricacies of the nvram

WICED Smart BCM92073X EEPROM and SFLASH Layout

0 Likes
MichaelF_56
Moderator
Moderator
Moderator
250 sign-ins 25 comments on blog 10 comments on blog

Note that VS and DS are just firmware representations.  Niether should change within the context of physical NVRAM/EEPROM.

However, the developers have seen cases where power corruption causes issues within EEPROM and may trigger a write (false logic level) when it is not intended.

HW write protect is enabled by default for this reason as the application has to toggle WP for a write to occur, potentially helping to avoid these types of anaolies.

Because serial flash (as opposed to EEPROM) leverages a much more involved process for writes, this is not an issue with serial flash.

j.t vik86

0 Likes