I'm new to SSRAM. Till now I have been using Asynchronous SRAM. My basic doubt is that whether clock input to SSRAM can hold a single state during SSRAM idle time (i,e, when read or write is not being performed).< So in short, when clock is not toggling, will SSRAM hold the data for future transactions?
Solved! Go to Solution.