Product Forum Discussions
Browse the Community
USB
Universal Serial Bus (USB) forums have discussions regarding Low-Full & High Speed Peripherals, Superspeed Peripherals, USB Hosts Hubs Transceivers, and USB EZ-PD Type C product solutions for PCs and consumer device topics.
Wireless Connectivity
Power
Sensors
Memories
Memory Discussion Forums discussions regarding NOR Flash, SRAM, nvSRAM and F-RAM - performance and reliability with discrete memory densities ranging from 4K-bit to 2G-bit topics.
Other Technologies
Discussion forum regarding Other Technologies including Power Management and Clocks topics.
Security & Smart Card
Radio Frequency (RF)
Recent discussions
Hi,
I'm trying to make a bulk transfer using the IOCTL Interface of the cyusb.sys driver with Delphi, but the DeviceIOControl Function always returns 87 (ERROR_INVALID_PARAMETER).
I'm using the following Code :
procedure NonEP0TransferOut(handle:THandle;endPointAddress:Byte; pBuffer:PBuffer; bufferSize:Word);
const cBufSize = 512;
var
singleTransfer:SINGLE_TRANSFER;
buffer : array[0..cBufSize+SizeOf(SINGLE_TRANSFER)-1] of Byte;
i : Integer;
dwBytes: DWORD;
begin
ZeroMemory(@singleTransfer, SizeOf(SINGLE_TRANSFER));
SingleTransfer.SetupPacket.ulTimeOut := 1000;
singleTransfer.ucEndpointAddress := endPointAddress;
singleTransfer.IsoPacketLength := 0;
singleTransfer.BufferOffset := SizeOf(SINGLE_TRANSFER);
singleTransfer.BufferLength := bufferSize;
dwBytes := 0;
Move(SingleTransfer,Buffer,SizeOf(SINGLE_TRANSFER));
for i := 0 to bufferSize-1 do begin
buffer[i+SizeOf(TSingleTransfernEP0)] := pBuffer^; // buffer direkt hinter den SINGLE_TRANFER record schreiben
end;
if not DeviceIoControl( handle,IOCTL_ADAPT_SEND_NON_EP0_TRANSFER,
@buffer, bufferSize+SizeOf(SINGLE_TRANSFER),
@buffer, bufferSize+SizeOf(SINGLE_TRANSFER),
dwBytes,nil) then
raise ECyUSBException.Create('Error #17 during nonEP0 control Transfer : ' + IntToStr(getLastError()));
end;
The SINGLE_TRANSFER structure seems to be correct. It works fine for EP0 Transfers. I also tried IOCTL_ADAPT_SEND_NON_EP0_DIRECT, which gives the same error. Can someone tell me what I'm doing wrong ?
regards
Simon Koops
Show LessThe first 3 PSoC 5 Production parts are open for production order entry NOW.
CY8C5246AXI-054
CY8C5367AXI-108
CY8C5568AXI-060
The other 10 TQFP part numbers will be open within the next two weeks. Please stay tuned.
PSoC® 5 offers the most powerful processor core among all PSoC 1&3&5 families up to date: ARM® Cortex™-M3, and is a true programmable embedded system-on-chip, offering Ta modern method of signal acquisition, signal processing, and control with high accuracy, high bandwidth, and high flexibility
Learn more about PSoC 5 at www.cypress.com/go/psoc5, and experience PSOC 5 performance by purchasing our latest PSoC 5 dvelopement kit CY8CKIT-050 ($99) at www.cypress.com/go/cy8ckit-050.
Happy Friday!
--Meng
Hi, just a question: can I design a hub board using the 2ports hub CY7C65620-56LTXC chip without the spi eeprom? Any issues to consider about it? Is it really necesssary for a quick and cheap design?
Thanks in advance.
Show Lessi am performing the data transfer of bulkendpoints continuously with out any delay. I am sending and receiving 8 bytes of data through the bulkend points.
after every 75 to 80 8 byte data transfer loop , I get the delay of 15 miliseconds. which is actually causing my data trasfer speed slow. other wise all tests take .3 miliseconds or 0 seconds.
can u tell me where is this 15 miliseconds coming from.
Thanks in advance
Show LessIt looks thath there is a limit in PSOC3: the code adressing space is limted to 64 KB, on the other hand we can see that the adressing space for external memory is up to 8 MB.
My question is: is there a way to overcome the code space limit to say 256 KB ?
Show LessI am connecting a Cyclone III FPGA directly with FX2LP, but I am not sure which IO standard to choose on the FPGA side? The options in Altera Quartus II are: LVTTL-3.3V, LVCMOS-3.3V, LVTTL-3.0V, LVCMOS-3.0V, 2.5V, etc.. The IO banks of the FPGA are powered at 3.3V using the same power source as the FX2LP.
I have a FPGA program which seems to run correctly using the default 2.5V IO Standard. However, if I change the IO standard to LVCMOS-3.3V or LVTTL-3.3V (which should be the correct choice), the program does not seem to work.
Thanks for any suggestion in advance.
Show LessIs the watermark parameter for CyU3PGpifSocketConfigure (for configuring a partial full flag) only relative to the current buffer, or to all the buffers in the channel as a whole?
That is, if I have the slave fifo DMA channel set up with 2 buffers of 512 bytes, and I specify a watermark at 768 bytes (192 samples for 32-bit mode), will the watermark be hit if one buffer is filled but not consumed, and the second is half-full? Or does it only consider the current buffer, and such a watermark will never be hit?
Thanks!
Show LessHello,
I want to use an oscillator which is easier to find than ITTI's on my FX3 board.
ITTI has no information about the 14400076-19.200MHz crystal on thier website.
Do you have the datasheet of this crystal?
What is the input capacitance of the FX3?
What should be the load capacitance of the crystal?
Regards,
Ersin OEZALP
Show LessHi,
Is there any solution/algorithm available for encoding Speech/Audio input given to one of the ADC inputs in PCM format? My requirement is to record the analog speech or audio from a telephone in PCM G.711 encoded format. Here the sampling is required at 8K samples per second and each sample is of 8-bit length.
This requirement is similar to the application note (with algorithm) given for Microchip's dsPIC33F and PIC24 devices.
Thank you.
Show Less