All Forums

We have a S29GL064S90TFVV10, how do you program 256 bytes using the write to buffer (25 command) in one operation. The data sheet mentions the 25 command limits us to 69 cycles. Do we need to use 4 25 commands in a row followed by a 29 command? Or is there set of commands for this?

Dear all,

I'm using CYUSB3KIT-003 FX3 as a slave FIFO with 32 bit data word and 100 MHz clock sourced from an external FPGA as application processing unit.

I'm new to this so I tried the from cypress provided examples in AN 65974.

I'm aware that cypress provided different firmware images for loopback, short-packet, streamIn and streamOut and the correlated fpga images.

When setting up loopback image in fx3 und FPGA and sending data from the control center into the out endpoint I can see the arrival of data in the fpga via Altera Signal Tap Tool. (See attached image).

FLAG A and B are set High in the beginning and stays high to cause the fpga state machine to get into the loop_back_write state for writing the data back to FX3. This is quite understandable in regard to loopback function.

I want to set up my own control state machine in fpga which can handle stream in and stream out. The fpga example from cypress provide two different fpga images for streaming data in and out. To create one fpga image which can handle both requests I would combine the state machines and would look in the idle state if either flag A and B or flag C and D are set to stream data out and in respectively (and using stremain/out firmware in FX3) However in the beginning Flag A and B are always High (so output buffer in FX3 is not full) and fpga starts to transfer data even when I didn't call XferData with appropiate endpoint. Sometimes I see only flag A is high but not flag B with streamin/out FX3 firmware image.

How is FX3 and/or the fpga statemachine to be configured to only read and write data when user calls api XferData at software on Host-PC?

The reason for this is, that I want to transfer a definite amount of critical data to fpga and send the calculated new data (fixed amount) back via XferData calls. It should not be a continous streaming. Are flags A B C D the correct indication for the fpga to know if it has to send or receive data?

Hi,

We would like to confirm about flash retention of CY7C65213/CY7C65213A (USB-UART Bridge).

Specification of flash is described on page 11 of datasheet.

10K program/erase cycles : 10 years (min)

From the above, We understand that it is 10 years by 10K program/erase cycles.

Do you have information on retention period when programed once?

Regards,

Masashi

Hi,

I'm trying the new eval board CYW920719Q40EVB-01. And I want to work with HFP or AD2P profil.

I have try with the "demo hci audio gateway" or "ths snip bt ad2p" examples but I can't do nothing wih it...

Do you have some example? or documents about this?

Thanks.

J.A

Hi  all

     I now use PSOC 6 BLE passthrough, a transfer their 20 now no problem, but more than 20 bytes can't transfer, I in the schematic diagram of L2CAP L2CAPSettings MTU size set 251 bytes, but still won't do, if I need to set up there?

Thank you very much!

I write in Japanese.

USB TYPE-C で Rp, Rd, Ra が規定されていますが、何故、Raが必要なのでしょうか？

DFP と UFP を TYPE-C cable で接続したとき、DFPは CC1 と CC2 の内、Rp と Rd の分圧値を検出したラインをCCラインとして使うと思います。
Vconnとして使用するラインは、
1. Rp と Ra の分圧値を検出したラインでしょうか？
2. CCラインではない方のラインでしょうか？

また、1の他にもRaが必要になる理由があるのでしょうか？

TYPE-C cableに付加機能を持たせる為、Vconnを電源に使うことを検討しています。
Vconnと付加機能の電源を直接結線すると、Rp と Ra の分圧値に影響を与えてしまいます。
正しく Rp と Ra の分圧値が見えない場合、どのような影響があるかを考える為に本質問をさせて頂いています。

Regards

Hi all!

     I can't install PSOC 4.2 properly on win7 64-bit system.I unloaded PSOC4.2 and deleted the installation directory. When reinstalled, it could not be installed normally. The installation screenshot is as follows

        thanks!

Hi Everyone,

I was trying to utilize the SPI capability in the "Bridge Control Panel" but it is always greyed out for me.  After a bit of research it seems that functionality is only available with the KitProg2 debugger.  So I guess I need one of them.

According to the KitProg2 User's Guide, "The KitProg2 is integrated onto most PSoC ® development kits." I have some PSoC 4200, 4200M, 5LP and a BLE Pioneer Baseboard.  All of my dev kits show up as just KitProg (I see no number 2 in the ID).

A few questions...

1)  Am I understanding the problem correctly? Do I need a KitProg2 to get SPI functionality in the Bridge Control Panel application?

2) And if so...  Is there a way to upgrade the firmware on my existing KitProgs to get KitProg2 functionality?

3) And if that's not possible... How/Where do I get KitProg2 devices?

Thanks.

-Brian