All Forums
Browse the Community
USB
Universal Serial Bus (USB) forums have discussions regarding Low-Full & High Speed Peripherals, Superspeed Peripherals, USB Hosts Hubs Transceivers, and USB EZ-PD Type C product solutions for PCs and consumer device topics.
Wireless Connectivity
Power
Sensors
Memories
Memory Discussion Forums discussions regarding NOR Flash, SRAM, nvSRAM and F-RAM - performance and reliability with discrete memory densities ranging from 4K-bit to 2G-bit topics.
Other Technologies
Discussion forum regarding Other Technologies including Power Management and Clocks topics.
Security & Smart Card
Radio Frequency (RF)
Software
Software including ModusToolbox, PSoC Creator, WICED Studios and Wi-Fi Bluetooth for Linux .
Applications
Battery Management ICs
Infineon's TLE9012DQU is a multi channel battery monitoring and balancing IC for various lithium-ion battery applications, with integral functions like voltage and temperature measurement, cell balancing, and isolated communication with the main battery controller, including self-diagnosis features. The TLE9015DQU iso UART Transceiver IC is used in battery systems for enabling the communication between the main microcontroller and multiple TLE9012DQU units in a daisy-chain configuration. This forum welcomes discussions, queries, and insights on battery management systems and devices.
Featured Discussions
Hello Infineon,
My project requires using the SMIF (Octal SPI) to transfer from external flash memory into XMC7200 internal RAM through P-DMA.
Based on the 1-D definition of P-DMA in the XMC7200, the maximum transfer size is dependent on the "X_COUNT",
Where "X_COUNT" have a maximum of 256 iterations,
Which equals a maximum of 256*1 Bytes = 256 B of data transferred every P-DMA transfer, assuming 8-bit data element each transfer.
1. Is there a maximum sequential P-DMA transfer constraint that we should be aware through this approach (SMIF (Octal SPI) to Internal RAM through P-DMA)?
2. If I have 16kB (64 sets of 256 B) of total data to be transferred through P-DMA, is there any easy way to automate and chain this 64 sets of transfer together without the microcontroller being involved after P-DMA transfer have started?
3. Or must the microcontroller be involved after each 256B of data transferred through every P-DMA transfer?
4. If so, is the overhead time spent between each P-DMA reprogramming and triggering significant or in the microsecond order of magnitude?
Show Less
Hello.
I'm planning to work with the CYUSB3KIT-003.
Reading and following the Kit User Guide, I am able to complete section 2.1 FX3 SDK Installation using the file ezusbfx3sdk_1.3.5_Windows_x32-x64.
Then next step, 2.4 Superspeed explorer kit installation, is the one not being able to complete. I am using the file SuperSpeedExplorerKitSetup_RevSS obtained from the CYUSB3KIT-003 design support section.
The installation stops and an error shows up. After clicking "OK " it rolls-back the installation of the items completed.
I would like to get directions to solve this. Its not clear what item is the one that supposedly found a newer version already installed. Anyways, this is right after installing the FX3 SDK, then probably this packet has something newer than the otehr installation is not expecting.
*I tried using the other file available: SuperSpeedExplorerSetupOnlyPackage_RevSS; this one is able to get installed, but then, following the user guide the next step is to use the update manager but this one can not be found, it seems this different package for the Superspeed explorer kit doesn't include that and other things.
Thank you,
Alan.
Show Less
I tried coneccting CySmart 1.3.0.8 and CY8CKIT-042-BLE-A using default settings.
Then, too many peer devices were listed in master tab.
Could I delete peer devices from list when I push [start scan]?
and is there a way to display only Cypress(Infineon) devices on master tab?
Or Could I serch and sort devices with device name?
best regards
smartconx_target@Q!w2e3r4t5y6u7i8o9p0||/t5/PSoC-4/CySmart-configuration/td-p/741035
Show LessHi community.
I would like to ask you if it is possible to trigger a single EVADC channel through 2 trigger events of TOM. In detail, i would like to generate a PWM signal by means of TOM in up-down counting mode. The aim is to trigger the EVADC when the CN0 counter reaches CM0 value and when it reaches 0. In my case, the CN0 counter is reset by means of an external signal(TIM_EXT_CAPTURE), so i would like to ask you some advice for this task.
Show LessHello
Can we allocate 2 nodes on MULTICAN_CONFIG_0, and operate all message objects of both the nodes using only one CAN_Rx and CAN_Tx through transceiver??
I am reviewing an old design for a spectral lamp power supply. Spectral lamps are a type of arc lamp that are rated 10W to 60W at 1A, made by Osram. The power supply, is traditionally 50Hz mains choke and a florescent tube starter. Spectral lamps do not have a heater but start with a voltage of less than 1,500V briefly, then run at high voltage vaporising a metal or causing a gas to ionise flouress.
I developed a switch mode power supply 30 years ago which ran well the lamps' life went way beyond what was expected of it and the quality of the light was much better because there was virtually no flicker, so it was used with electronic devices. But the transistor and inductor losses were higher than would be possible now with a zero current or zero voltage switching controller. There was no power factor correction, and the power supply only operated with 230Vac, though it would run at much lower voltage with the lower power lamps.
XDPS2201 seems to run with a variable PWM and current mode, similarly to the circuit I have drafted on my blog. I believe this part would run similarly to UC3806 in my blog.
https://blog.andrew-lohmann.me.uk/2018/07/electronics-high-frequency-arc-lamp.html
I am also considering high frequency fluorescent tube ballast's and using variable frequency for lamp current regulation. I have drafted a design using chokes rather than chokes and a transformer. The arc would be struck with L1 C12 at about 28KHz. Then run at 128KHz or higher when L2 C12 resonate. I have not worked these out properly, but the circuit could output a higher voltage than the incoming voltage, which I have modelled a little on the blog.
https://drive.google.com/file/d/1wPdIDxCzWKhlYY9-XM0649uTIHABm-Ua/view?usp=sharing
My question is am I on the right track by considering this controller?
Show Less
Hello,
I'm using WICED STUDIO 6.6. and CYW943907AEVAL1F.
I write a code that create some threads and these threads call malloc (and obviously subsequent free).
I checked so many times if malloc is followed by properly by a free and I found a correctly use.
I have the dubt that malloc is not thread safe: I mean that if I call a malloc in a thread and another thread is executing a malloc this can lead a crash.
I observe this crash because the processor resets.
Can someone help me ?
Show LessNow we can modify the source pdo use dpm_update_src_cap() , CCG5 send source capability to device, and we want to know if there is any function can get the rdo from device
Show LessHi there,
I am confused about the field weakening settings for the IMC controller. It seems like there are two different settings affecting the field weakening controller.
1. In Solution designer setting-> motor control configuration>Control Regulators, there exists field weakening current limit as well as modulation threshold at which field weakening should get activated.
2. In motor control configuration>FOC and inverter setting, there is an SVPWM Over modulation enable/disable setting.
How do these two settings work together? In other words, if I disable field weakening in 1 above (by setting current limit to 0%), while disabling over modulation in setting 2, will field weakening controller be activated? If yes, at what modulation will it get activated (linear modulation range is until 86.6% motor voltage)
My observation during testing when I set a field weakening current limit of 10% (I also had SVPWM over modulation disabled) was that when I increased speed of the motor, the 10% limit was not respected. It is very strange that there is no documentation on the field weakening behaviour of the IMC in the reference or the software manual. Hence, I am forced to ask here.
Further question: In 1 above, is the field weakening current limit, the % of Id current allowed during field weakening?
Show LessDear Sir,
I need an AUX power under 10W ,3.3V application which Input DC Vin 150V.
I saw the Coolset product - EVAL-ICE2QR1765Z. (provide a voltage of 70VDC to 380 VDC depending on the mains input voltage.)
Input voltage 85Vac~265Vac
Input frequency 50Hz, 60Hz
Output voltage and current 5V 2A
Output power 10W
can I follow the EV kit of EVAL-ICE2QR1765Z and take off bridge rectifier BR1 to work with input VDC at 150V?
thanks.
Show Less
-
TraveoII
UART buadrate Setting
by chandan1995 Jun 19, 2023