delay in verilog

Tip / Sign in to post questions, reply, level up, and achieve exciting badges. Know more

cross mob
Anonymous
Not applicable

Is there any option to produce 500 ms delay in psoc by using verilog without giving clock as input signal

0 Likes
1 Reply
AnkitaS_51
Employee
Employee
100 likes received 50 likes received 25 likes received

Can you please mention about your application in which you have such requirement.Generally gates ,FFs are sufficient for creating delays

0 Likes