Feb 04, 2012
09:23 AM
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Feb 04, 2012
09:23 AM
Hi all,
When I place a digital component, and build the project, does that component generate a Verilog file ? Is it possible to see this verilog file ?
Many thanks
Hugo Elias
2 Replies