- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello PSoCers
I am willing to submit this article.
Still getting started this component division.
i am afraid of some rudeness of mine.
don't know the rule of this division yet.
In my practice, DDS module become working.
There are many items to have improvements.
I want to listen to how to get more efficiency.
Want to listen to critique from everyone
I have been work with Xilinx CPLDs,
those works are mainly schematic-base design.
I am new to PSOC CPLD and Warp-Verilog.
Keep it up rolling !
Solved! Go to Solution.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
This is using PSoC5LP on P4 Pioneer Kit as bootloadable device.
It is very simple.
1) Connect the USB cable while pressing the SW1:reset button
The status LED(green) start blinking
2) When load the program: Use /Tools/Bootloader Host
instead of PSoC Programmer.
3) Ensure Port Filters, USB Device: VID=0x04B4 PID=0xF13B
4) Load bootable object [P5LP_DDS.cyacd] from MortexM3 directory, And write it.
5) Ensure the Jumper plug J13 to ON
If not, Pioneer Kit return to bootable status every time.
If you are using without Pioneer KIt,
Change project setting, Code Generation/Application type to "Normal" and Need to some refine cydwr, System Setting.
When you want to revert default setting of Pioneer Kit
It is also easy, PSoC programmer doing that.
In detail, See user guide of Pioneer Kit, section 6: Advanced Section
Regards.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
This is the component export
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Frequency range : 1mHz to 10KHz (sine wave)
Frequency resolution : 1mHz nominal
Test design is work with PSoC5LP in PSoC4 Pioneer Kit
(bootable composition)
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I was using Creator2.2 sp1
Because 3.0 intelligent helper has trouble in component design,
Treat of Instance name space.
However that seems working well finally.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I can confirm it at least compiles in Creator 3.0.
What is the difference to the DDS project of PSoC Sensei? Your component seem to have simpler setup, but creates only sine waves.
What is the frequency step resolution your DDS component achieves? Is it 'DDS frequency / 2^32' (the verilog looks like your are using a 32 bit phase accumulator)?
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
This is using PSoC5LP on P4 Pioneer Kit as bootloadable device.
It is very simple.
1) Connect the USB cable while pressing the SW1:reset button
The status LED(green) start blinking
2) When load the program: Use /Tools/Bootloader Host
instead of PSoC Programmer.
3) Ensure Port Filters, USB Device: VID=0x04B4 PID=0xF13B
4) Load bootable object [P5LP_DDS.cyacd] from MortexM3 directory, And write it.
5) Ensure the Jumper plug J13 to ON
If not, Pioneer Kit return to bootable status every time.
If you are using without Pioneer KIt,
Change project setting, Code Generation/Application type to "Normal" and Need to some refine cydwr, System Setting.
When you want to revert default setting of Pioneer Kit
It is also easy, PSoC programmer doing that.
In detail, See user guide of Pioneer Kit, section 6: Advanced Section
Regards.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I like it.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Great project many thanks 🙂
Please help
When compile with Creator 2.2 SP6 working great but this peoject open and recompile with Creator 3.0 not working (compilling without errors but bootloader not working only fast blinking programming led)
Thanks help.
Kamil
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Basically, this was working on my Creator3.0
But I worry about some error display at component design.
I was publish on Creator2.0
So, I have a Creator 3.0 version, I can be uploading.
But please wait for awhile, I have to ensure the bootloading
and Upload it tommorow.
Thank you.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
PSoC73 very thanks quick response 🙂
Today night im testing.
Kamil
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Created 3.0 version tested and working !
Many thanks this great component.
Kamil
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I wish many person to use it for various applications
Nonetheless, It is up to 10KHz or 20KHz around.
Regards.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Don't be worry someone said like a "This is a copy of something"
To say such a thing without showing the evidence,
They must be not civilized people.
I can prove but I wouldn't say.
Strange person is every time,
Rotten egg is every where.
Thank you.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
The DDS that is independent from the CPU, has completed the operation
This time, It could be extended to the maximum frequency up to 200KHz.
Verilog is a concept of layout design completely different from the stored program conception.
Which had a tough time too much consume macro-cells in the place
where the unexpected.
It will be upload, soon.
Regards.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Great news thanks info 🙂
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello everyone
The latest old version had manage the sine-table handling by ISR
So, It was late, upto 10KHz, max clock is 500KHz.
[ How to use Verilog table and DMA? ]
That was super tough questions for me.
The Warp-Verilog don't allow using ROM table or SRAM table.
Last night I red the book of Verilog and find a solution.
function and case statement will do this !
Hence, i had work for it on this weekend.
Nonetheless, the road was winding.
Barely, I could be reduce consumptions of UDBs within PSoC's
Anyway, this is it.
More improvements will comming later.
Thank you.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
What a Hella of wonderful !
First time, I saw the wave form and say OK, but not the end.
Next, I connect to the Speaker!
How to do it !
I didn't understand how works
Very low tone sound is nice
I hadn't imagine DDS can do that
Thank you very much
If you have another tune, Please Please
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I'm watching your main.c
I'm searching for the musical score
...
How to do this magic?
...Two rand() !
I never believing.
...PSoC sing this song !
I do not want to believe
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi PSoC73
Nice sound and nice modification 🙂
Thanks Kamil
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
This time, I was made additionally communication device.
This can be control from PSoC4 capsense sliders.
Tempo, Tone, Strength? can control by sliders
It is still very basic composition now,
We may more study about DDS-FM.
1) Slider value send to PSoC5LP
2) Push button status will send
3) While push Button and slid, Slider2 value will send
4) P5 header P0-0 is assign to Debug print out
you can read parameters value by LCD or Hyper Terminal.
I wish you will be find more magical Trans Music
Thank you.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
@PSoC73
Well, I am playing an instrument and to be honest: Besides the rythm in your PSoC performance the music sounds as if I stepped on one or more of my cat's tail(s). I'll give you a hint (takes some math) how to improve the melodity dramatically:
You know (although it does not sound so ) that we have a twelve-tone music with 12 evenly separated tones with a simple numerous dependency. Since one "oktave" (which consists of 12 notes, not 😎 has the frequency doubled, thus with 12 notes each is member of a geometric progression with the factor 12th root of 2. Starting with a at 440Hz (or 110Hz) wihich is the frequency of the (low) chamber pitch "a", you could generate a row of exact tones.
Now the trick:
When you exclude allo the full-tones (c,d,e,f,g,a,h) only 5 tones remain. Playing music with random notes out of this 5 will always (at least for occident ears) sound melodiously. You can prove this effect by playing only the black pianokeys randomly.
Bob
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Please give me the lecture of harmony and chord progression, next time.
Now, Im tried to 3 voice synthesiser but
that impossible from UDBs max number limit.
So, I'd trying to do envelope control of tones.
Please take looking forward
Regard
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
For envelope: ja.wikipedia.org/wiki/ADSR in Japanese, for all other interested members: look for "ADSR" at wikipedia, didn't find an english entry.
Bob
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Just use Google Translate -
Regards, Dana.