The counter component does not have the ability to unselect the presence of an Enable. It is always
shown. If enable is tied logically high, always enabled, does clock spec meet 49.2 Mhz for Vdd >= 4.75 V ?
Datasheet a little confusing on this.
Regards, dana.
