PSoC™ 6 Forum Discussions
Hello,
I'm using CY8C6136FDI-F42 and Modus toolbox.
And I'm trying to output PWM using P8.1 and P8.2. (Otherwise it looks like I should use line(P8.0) and line_n(P8.1).)
1. Both PWM must be started at the same time. This is because the opposite waveform should always be output. (Complementart PWM)
2. I need to change the two PWM duty cycles respectively.
Is it possible to implement using P8.1 and P8.2 as above?
Or if I need to change the port, please tell me how to implement it.
Thanks and Regards,
YS
Dear
I have not find a modus example of psoc6 which a timer measure a pin low or high level last time ,The example show that a timer was tiriger by a pin's rising or falling to start ,could measure the pin low or high level time etc
Thanks
我想找个psoc6的modus例程,通过定时器来测量一个pin的高电平或者低电平持续时间,定时器的计数周期是 1us,由上升沿或者下降沿触发;非GUI,因为我配置的东西比较多:Pin脚选择、定时器触发条件(rise or fall )等等
Show Less
Hi,
I hope you guys are doing well,
I had two questions about PWM on the CY8CPROTO-062-4343W board.
1. How can I set the PWM output to LOW when I stop that using cyhal stop funtion?
2. I have broken all the peripherals from the board except for debugger so my understanding is all GPIOs should be accessible. Now when I initiate PWM programmatically, some of the pins give no output and some others doesn't. for example P10.0,P10.3,P10.4 has the output but P10.2 and P10.1 gives no output. Any suggestions here?
Thanks,
As I tried to build the project, the console displayed as below:
09:22:02 **** Incremental Build of configuration Release for project LwDriverFF ****
"C:\\Infineon\\Tools\\ModusToolbox\\tools_2.4\\modus-shell\\bin\\make" CY_MAKE_IDE=eclipse CY_MAKE_IDE_VERSION=2.4 CY_IDE_TOOLS_DIR=C:/Infineon/Tools/ModusToolbox/tools_2.4 -j16 all
Tools Directory: C:/Infineon/Tools/ModusToolbox/tools_2.4/
CY8CKIT-062S4.mk: ./libs/TARGET_CY8CKIT-062S4/CY8CKIT-062S4.mk
C:/Infineon/Tools/ModusToolbox/tools_2.4//make/startex.mk:398: *** Build support for the target device not found. Run "make getlibs" to ensure all required build and code dependencies are present.. Stop.
"C:/Infineon/Tools/ModusToolbox/tools_2.4/modus-shell/bin/make CY_MAKE_IDE=eclipse CY_MAKE_IDE_VERSION=2.4 CY_IDE_TOOLS_DIR=C:/Infineon/Tools/ModusToolbox/tools_2.4 -j16 all" terminated with exit code 2. Build might be incomplete.
09:22:03 Build Failed. 1 errors, 0 warnings. (took 919ms)
Then I searched and figured out that Library Manager is required to update the project, and it turns out that it cannot resolve github.com. I tried to edit IP address inC:\Windows\System32\drivers\etc,but as a result, either connection timedout or connection reset happened.
Searching application directory (.mtb)...
Found 10 .mtb file(s)
Processing file "C:/Infineon/LwDriverFF_Edited/deps/TARGET_CY8CKIT-062S4.mtb"
Processing file "C:/Infineon/LwDriverFF_Edited/deps/TARGET_PSOC6-GENERIC.mtb"
fatal: unable to access 'https://github.com/cypresssemiconductorco/TARGET_PSOC6-GENERIC/': OpenSSL SSL_read: Connection reset by peer, errno 104
fatal: unable to access 'https://github.com/cypresssemiconductorco/TARGET_PSOC6-GENERIC/': Failed to connect to github.com port 443 after 21050 ms: Connection timed out
Processing file "C:/Infineon/LwDriverFF_Edited/deps/mtb-hal-cat1.mtb"
fatal: unable to access 'https://github.com/cypresssemiconductorco/mtb-hal-cat1/': Failed to connect to github.com port 443 after 21045 ms: Connection timed out
fatal: unable to access 'https://github.com/cypresssemiconductorco/mtb-hal-cat1/': Failed to connect to github.com port 443 after 21033 ms: Connection timed out
Processing file "C:/Infineon/LwDriverFF_Edited/deps/mtb-pdl-cat1.mtb"
fatal: unable to access 'https://github.com/cypresssemiconductorco/mtb-pdl-cat1/': Failed to connect to github.com port 443 after 21046 ms: Connection timed out
fatal: unable to access 'https://github.com/cypresssemiconductorco/mtb-pdl-cat1/': Failed to connect to github.com port 443 after 21034 ms: Connection timed out
Processing file "C:/Infineon/LwDriverFF_Edited/deps/retarget-io.mtb"
fatal: unable to access 'https://github.com/cypresssemiconductorco/retarget-io/': Failed to connect to github.com port 443 after 21038 ms: Connection timed out
fatal: unable to access 'https://github.com/cypresssemiconductorco/retarget-io/': Failed to connect to github.com port 443 after 21059 ms: Connection timed out
ERROR: Unable to checkout "retarget-io". This is not a valid git repository.
==============================================================================
ERROR: --ABORTING--
: Script : C:/Infineon/Tools/ModusToolbox/tools_2.4/make/getlibs.bash
: Bash path : /usr/bin/bash
: Bash version: 4.4.12(3)-release
: Exit code : 1
: Call stack : trap_exit error perform_git process_mtb extract_data find_mtbs main
make: *** [C:/Infineon/Tools/ModusToolbox/tools_2.4/make/getlibs.mk:121: getlibs] Error 1
Failed to update the project.
Br running the command 'make getlibs', the results display on the terminal is similar to that shows above. I don't know whether it is because of region or VPN network problem (if I don't use VPN I can't even '
Getting manifests from remote server...') or something else. Files and codes from the url in the update report can access successfully with Google Chrome. For example, like https://github.com/cypresssemiconductorco/TARGET_PSOC6-GENERIC/
So I was wondering if it is possible to manually update from the website (like download files as .zip file and add to some folders), or whether there are other solutions to this problem. BTW I'm new to ModulToolbox and github, and please forgive me if i express my words incorrectly. Any help or suggestions would be appreciated.
Best regards.
Show LessWe succeeded in adding a passkey for the pairing. So, without the passkey it’s impossible to pair. The problem is we can still connect with a non paired phone and exchange data. We try many security modes, but nothing works. How can we forbid connection to the not paired phones?
Is the any documentation for general guidance on Psoc6 device security? Is there some code examples?
Show Less
Hi all,
I am working on a project. FreeRTOS is used and we have a lot of tasks including UART communication.
I am trying to write to Flash after getting some data over from UART. This will be handled inside a task.
However, from what I see ModusToolbox PDL for writing to Flash, like Cy_Flash_WriteRow() is blocking operation. From instructions, it seems like interrupts must be enabled on both active cores and do not enter a critical flash operation. I have not started any code, but my concern is if other tasks running and other interrupt handler will cause any problem with FreeRTOS. I try to look for some documents that have FreeRTOS and ModusToolbox PDL for Flash write operation, but I do not find anything so far.
Will FreeRTOS scheduler or tasks be corrupted somehow if I incorporate Flash Write Operation like described above. Is there something I should be aware of?
Thank you for your help.
Show LessHi,
when calling cysecuretools -t cys06xxa -p policy\policy_multi_CM0_CM4_tfm.json re-provision-device in windows cmd line I get following error. I am using cysecuretools v3.1.0
2022-02-23 14:59:36,292 : C : WARN : There is gap between regions 269926400:270254080 and 270303232:270336000 (49152 bytes)
2022-02-23 14:59:36,293 : C : WARN : Policy validation finished with warnings
2022-02-23 14:59:36,327 : C : INFO : ######################################################################
2022-02-23 14:59:36,328 : C : INFO : Provisioning packet is created
2022-02-23 14:59:36,330 : C : INFO : ######################################################################
2022-02-23 14:59:36,356 : C : WARN : There is gap between regions 269926400:270254080 and 270303232:270336000 (49152 bytes)
2022-02-23 14:59:36,356 : C : WARN : Policy validation finished with warnings
2022-02-23 14:59:36,359 : C : INFO : Target: cys06xxa
2022-02-23 14:59:37,230 : P : INFO : Target type is cy8c64_sysap
2022-02-23 14:59:37,340 : P : INFO : DP IDR = 0x6ba02477 (v2 rev6)
2022-02-23 14:59:37,345 : P : INFO : AHB-AP#0 IDR = 0x84770001 (AHB-AP var0 rev8)
2022-02-23 14:59:37,355 : P : INFO : AHB-AP#0 Class 0x1 ROM table #0 @ 0xf1000000 (designer=034 part=102)
2022-02-23 14:59:37,358 : C : INFO : Use system AP
2022-02-23 14:59:37,361 : C : INFO : Probe ID: 0A0C135101220400
2022-02-23 14:59:37,373 : C : INFO : Secure Flash Boot version: 4.0.2.1842
2022-02-23 14:59:38,022 : C : ERROR : No ACK received. Check the log for details
Error: Failed processing!
Searching the web and the forum I did not find the solution yet.
I am looking forward for your advice.
Best regards,
Show LessHi
I need to power the PSoC-63 BLE devkit using a battery.
It seems to be it is not as straight forward as connecting the battery to the VIN pin directly, and requires modifying the zero-ohm resistors networks.
I followed the guidelines in one of the PSoC-63 support documents, but couldn't get the VIN to power the dev kit.
Any advice on this matter ?
thanks
Show LessI need to do some clocked logic between SPI_Master block and the hardware output pins. I need a clock for the other logic, which I think means that I need to use the same clock as for the SPI_Master block. I've set "Enable Clock from Terminal" on my SPI master block, but when I connect it to ClkPeri on my board, routing fails with "E1216: Routing of net ClockBlock_PeriClk Failed. Source : :Clockcontainer:Clock[0].periclk, Sink : :SCBcontainer:SCB[0].clock ".
I've attached the (very simple) testcase, with just a single clock block set to existing clock peri and an SPI master. In my real project, I also need to change the clock tree so that ClkPeri = 100 MHz, but I didn't need that to reproduce the issue.
Show Less
On the CY8CKIT-062S4 Kit, On the device configurator I set the AREF 1.2V to output to the P10.2 pin and measure the voltage on P10.2 pin on the kit, it reads a 1.28V on the multimeter. Isn't it should be 1.2V +/- 1% ?
Show Less