Why the PSoC power is 0.9V

Tip / Sign in to post questions, reply, level up, and achieve exciting badges. Know more

cross mob
shiyouxue
Level 1
Level 1
5 replies posted 25 sign-ins 5 questions asked

Dear forum:

I develop a product with psoc6 (CY8C6137BZI - F14).

I set the power to LDO 1.1v, but when I set pSoc to deep sleep, 

I checked the VBUCK1 port, the power is 0.9v,

can you tell me the reason?

or what is the possible that the VBUCK1 is 0.9V?

 

My soft setting:

I use the modus IDE.

shiyouxue_0-1695878387149.png

I checked the generated code:

    #if CY_CFG_PWR_USING_LDO            <-- the macro is 1
        Cy_SysPm_LdoSetVoltage(CY_SYSPM_LDO_VOLTAGE_LP);       <-- CY_SYSPM_LDO_VOLTAGE_LP is 1 ( 1.1v )
    #else
        Cy_SysPm_BuckEnable(CY_SYSPM_BUCK_OUT1_VOLTAGE_LP);
    #endif /* CY_CFG_PWR_USING_LDO */
 
Thank you .
0 Likes
1 Solution
Gautami_12
Moderator
Moderator
Moderator
50 likes received 100 solutions authored 250 replies posted

Hi @shiyouxue ,

Use of the VBUCK

The PSoC 6 family comes with LDO regulators. VCCD is the main LDO output. It requires a 4.7-µF capacitor for regulation. The LDO can be turned off when VCCD is driven from the switching regulator. The VBUCK is the first of the two regulator outputs and it is generally used to drive VCCD.

When used to power the core peripherals, the buck regulator provides better power efficiency than the linear regulator, especially at higher VDDD.

Please refer to PSoC-6-first-time-user.

Warm Regards,
Gautami J

View solution in original post

2 Replies
Gautami_12
Moderator
Moderator
Moderator
50 likes received 100 solutions authored 250 replies posted

Hi @shiyouxue ,

Use of the VBUCK

The PSoC 6 family comes with LDO regulators. VCCD is the main LDO output. It requires a 4.7-µF capacitor for regulation. The LDO can be turned off when VCCD is driven from the switching regulator. The VBUCK is the first of the two regulator outputs and it is generally used to drive VCCD.

When used to power the core peripherals, the buck regulator provides better power efficiency than the linear regulator, especially at higher VDDD.

Please refer to PSoC-6-first-time-user.

Warm Regards,
Gautami J

Vison_Zhang
Moderator
Moderator
Moderator
First comment on KBA 750 replies posted 250 sign-ins

这是正常现象,芯片在深睡眠状态下,内部供电系统会自动调整内核采用较低的电压供电以得到最优的睡眠功耗,你使用我们的官方开发板也可以看到同样的现象。

0 Likes