Dec 25, 2022
08:08 PM
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Dec 25, 2022
08:08 PM
Infineon provided a PSoC™ 6 Developer Documentation web to summary almost all PSoC6 related documents for customer easy to find. We highly recommend PSOC6 developers save this link address as a bookmark. (英飞凌为客户提供了一个 PSoC™ 6开发者文档汇总页面,集合了几乎所有与PSoC6相关的技术文档, 包含示例代码,应用笔记,数据手册,TRM 等等。建议保存该网页地址,方面查找资料。)
PSoC™ 6 MCU overview
The PSoC™ 6 microcontroller (MCU) family is a range of general-purpose MCUs built on an ultra-low-power architecture ideal for battery-operated, low-power applications including embedded IoT applications.
PSoC™ 6 datasheets
Device datasheets provide a technical overview of the device that includes the key features, hardware architecture, on-chip peripherals, various sub-systems, and package details. Electrical specifications of the device are also provided in the datasheet.
Device Family | Datasheet |
---|---|
PSOC™ 61 Programmable Line (Single Core Applications CPU: ARM® Cortex®-M4) | |
CY8C61x4 | |
CY8C61x5 | |
CY8C61x6, CY8C61x7 | |
CY8C61x8, CY8C61xA | |
PSOC™ 62 Performance Line (Dual Core Applications CPU: ARM® Cortex®-M4, ARM® Cortex®-M0+) | |
CY8C62x4 | |
CY8C62x5 | |
CY8C62x6, CY8C62x7 | |
CY8C62x8, CY8C62xA | |
PSOC™ 63 Bluetooth® Low Energy Connectivity Line (MCUs with on-chip Bluetooth® radio) | |
CY8C63x6, CY8C63x7 | |
PSOC™ 64 Secure MCU Line (Applications CPU: ARM® Cortex®-M4, Secure CPU: ARM® Cortex®-M0+) | |
CYB064x5 Secure Boot | |
CYB064x7 Secure Boot | |
CYB064xA Secure Boot | |
CYB064x7-BL Secure Boot BLE | |
CYS064xA Standard Secure |
PSoC™ 6 software tools
ModusToolbox™ software is a modern, extensible development environment supporting a wide range of Infineon microcontroller devices including PSoC 6. This section includes all the documentation relevant to ModusToolbox™.
PSoC 6 related 100+ code examples about Getting Start, Peripherals, Sensing (SARADC, CapSense), Graphics, Bluetooth, WI-FI, Manufacturing and Machine Learning.
PSoC™ 6 application notes
Application notes cover a broad range of topics, from basic to advanced level concepts in the PSoC™ 6 platform. This section includes all the application notes available for PSoC™ 6 platform.
PSoC™ 6 development kits
Infineon provides a broad portfolio of hardware development kits to aid in the rapid prototyping and evaluation of PSoC™ 6 MCU based applications. All the kits are supported in the ModusToolbox™ software through board support packages (BSP) and hundreds of validated code examples.
Other PSoC™ 6 documents
Links to various PSoC™ 6 documents outside of this document set. This includes technical reference manuals (TRM), CAD, BSDL, and IBIS files; and knowledge base articles.
CAD, BDSL, and IBIS files can be used in various tools to help engineers design, test, and debug devices that integrate PSoC™ 6 products.
TRM provides detailed technical information on a device family. Architecture TRMs provide a functional description of the various sub-blocks in the device including block features, architecture, and use cases. Register TRMs provide a register level description of the user accessible registers in the device.
Device Family | Architecture TRM | Registers TRM |
---|---|---|
PSoC™ 61 Programmable Line (Single Core Applications CPU: ARM® Cortex®-M4) | ||
CY8C61x4 | ||
CY8C61x5 | ||
CY8C61x6, CY8C61x7 | ||
CY8C61x8, CY8C61xA | ||
PSoC™ 62 Performance Line (Dual Core Applications CPU: ARM® Cortex®-M4, ARM® Cortex®-M0+) | ||
CY8C62x4 | ||
CY8C62x5 | ||
CY8C62x6, CY8C62x7 | ||
CY8C62x8, CY8C62xA | ||
PSoC™ 63 Bluetooth® Low Energy Connectivity Line (MCUs with on-chip Bluetooth® radio) | ||
CY8C63x6, CY8C63x7 | ||
PSoC™ 64 Secure MCU Line (Applications CPU: ARM® Cortex®-M4, Secure CPU: ARM® Cortex®-M0+) | ||
CYB064x5 Secure Boot | ||
CYB064x7 Secure Boot | ||
CYB064xA Secure Boot | ||
CYB064x7-BL Secure Boot BLE | ||
CYS064xA Standard Secure |
PSoC™ 6 related knowledge base articles on community.infineon.com
0 Replies