- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello,
I am using CYBLE-416045-02 modul which sends and receives some values over BLE from App and in particular I started from example project CE220960 – PSoC 6 MCU BLE Upgradable Stack DFU.
In my project I added a simple library to read some values from a GPS and send these values over BLE to App.
I keep getting an error message during generation of the bootloadable file (.cyacd2):
ERROR: E:\CE220960\DFU_BLE_Upgradable_Stack_App2.cydsn\CortexM4\ARM_GCC_541\Release\DFU_BLE_Upgradable_Stack_App2_link.elf section `.text' will not fit in region `flash_app2_core1'
ERROR: section .cy_app_signature loaded at [1004effc,1004efff] overlaps section .text loaded at [10045000,1004fa9b]
ERROR: region `flash_app2_core1' overflowed by 0 bytes
How I can fix this?
What am I doing wrong?
Thanks in advance for any replies.
Lucia
- Labels:
-
PSoC 6 MCU
- Tags:
- psoc 6 ble
- psoc 6 mcu
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
You need to increase the size of App2 _core1 in the linker script to overcome this error.
Regards
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
You need to go to the memory section in the linker script of core0 and core1 and increase the size to overcome the error.
Regards
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi @Alakananda_BG ,
Thank you for your reply.
At the following link you can downlaod the full project
I opened and modified the following files :
- the CM0+ linker script cy8c6xx7_cm0plus.ld (DFU_BLE_Upgradable_Stack_App2/CM0p (Core0)/ARM GCC Generic) - the CM4 linker script cy8c6xx7_cm4_dual.ld (DFU_BLE_Upgradable_Stack_App2/CM4 (Core1)/ARM GCC Generic)
In both files I have made the following change :
cy8c6xx7_cm0plus.ld
ram (rwx) : ORIGIN = 0x08000000, LENGTH = 0x24000
flash (rx) : ORIGIN = 0x10000000, LENGTH = 0x160000
cy8c6xx7_cm4_dual.ld
ram (rwx) : ORIGIN = 0x08024000, LENGTH = 0x23800
flash (rx) : ORIGIN = 0x10080000, LENGTH = 0x160000
But I keep getting an error message during generation of the bootloadable file (.cyacd2):
ERROR: E:\CE220960\DFU_BLE_Upgradable_Stack_App2.cydsn\CortexM4\ARM_GCC_541\Release\DFU_BLE_Upgradable_Stack_App2_link.elf section `.text' will not fit in region `flash_app2_core1'
ERROR: section .cy_app_signature loaded at [1004effc,1004efff] overlaps section .text loaded at [10045000,1004fa9b]
ERROR: region `flash_app2_core1' overflowed by 0 bytes
How I can fix this?
What am I doing wrong?
Thanks in advance for any replies.