Tip / Sign in to post questions, reply, level up, and achieve exciting badges. Know more

PSoC™ 6 Forum Discussions

MiZu_4805356
Level 2
Level 2
10 sign-ins 5 replies posted 5 sign-ins

Hello.

I am using CY8C624A (PSoC 62 - 2 MiB Flash). According to cyip_gpio_v2.h file as part of PSoC 6 PDL at Github​ there are some CFG_SIO register with offset 0x50 to the base address of GPIO port configuration. But it is not documented in Register TRM. The last described register of PRT0 is GPIO_PRT0_CFG_OUT at 0x4031004C and next one is first register of PRT1 at 0x40310080. There are no description for register at 0x40310050. Why is this register ommited in Register TRM? What is it used for?

pastedImage_2.png

Thank you.

0 Likes
1 Solution
VenkataD_41
Moderator
Moderator
Moderator
750 replies posted 500 replies posted 250 solutions authored

Hi,

SIO is not present in any PSoC 6 devices – hence Register TRM does not talk about it.

Since it is a feature that may come in future (not yet decided by Cypress), PDL already reserves param for that.

Hope this clears your query.

Thanks

Ganesh

View solution in original post

0 Likes
1 Reply
VenkataD_41
Moderator
Moderator
Moderator
750 replies posted 500 replies posted 250 solutions authored

Hi,

SIO is not present in any PSoC 6 devices – hence Register TRM does not talk about it.

Since it is a feature that may come in future (not yet decided by Cypress), PDL already reserves param for that.

Hope this clears your query.

Thanks

Ganesh

0 Likes