- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I want to use DMA to transfer chunks of data (32 bytes at a time) into a component that I'm implementing with verilog.
I plan to use the control register to transfer the DMA data into the component. One thing I don't understand is, within the veriolg code, does the component know when new data has arrived in the control register? Is there some sort of enable signal or handshake to indicate when a transfer is complete? I can't find this anywhere in the documentation.
Solved! Go to Solution.
- Labels:
-
PSoC 6 MCU
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
in PSoC5 DMA component has nrq output, which pulses when transfer has completed. Probably something like that is present in PSoC6 as well
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
in PSoC5 DMA component has nrq output, which pulses when transfer has completed. Probably something like that is present in PSoC6 as well
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Would that show up on the DMA component? I only see trigger input and trigger output, is that what you mean?
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
My guess, a trigger output is what you need
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi @Astronix
Yes, that is right. The trigger output will have a pulse whenever the data transfer is complete. This can be used as an indication to ensure data is present in the verilog component.
Best regards,
Hari