The architecture TRM shows the ALU ASRC mux in two different ways, and they leave me a bit unsure about what I can expect. In the overview section we have this:
The above schematic would indicate that whenever PI is selected by SRC A, PO = PI. However, in the parallel in/out section, this schematic is used:
This indicates that I can use PI as input to the ALU, perform an operation on it, and store the result in A0 or A1 for parallel output. Which is right?
My goal is to have the following instructions:
Solved! Go to Solution.
I believe the schematic in the parallel in/out section is the right one (PO is a mux selection between A0 or A1), because the TRM of PSoC5LP (which have the same UDB architecture) has consistent representation both in overview section and parallel in/out section. Below is a screenshot of the datapath overview from page 168 of PSoC5LP TRM: https://www.cypress.com/file/123561/download
and parallel in/out section in page 185 of PSoC5LP TRM
Cypress may have to update the PSoC6 TRM document regarding the datapath overview diagram.