Tip / Sign in to post questions, reply, level up, and achieve exciting badges. Know more

cross mob

PSoC™ 5, 3 & 1 Forum Discussions

Anonymous
PSoC™ 5, 3 & 1
I've noticed, that row latch ending with 0xB6 locks flash controller for one, last byte upload, resulting in random wrong row programming. There is a ... Show More
prbh_3338016
PSoC™ 5, 3 & 1
i AM TRYING TO REBUILD THE RTD EXAMPLE OF PSOC3_4 FOR PSOC5LP KIT BUT MY RTD READINGS ARE NOT PROPER DUE TO IDAC NOT SOURCING PROPER 1MA CURRENT.i TRI... Show More
kep_284046
PSoC™ 5, 3 & 1

I just it tried and this project has problem calibration register and temperature register.

joli_601446
PSoC™ 5, 3 & 1
Hello, I'm using a Mems 25Mhz clock and a Mems 32.768Khz clock on the MHZXIN and KHZXIN respectfully. I need a little help setting up the clock tree i... Show More
Anva_2903386
PSoC™ 5, 3 & 1
When I compile I get Errors indicating "No input in instance" on TopDesign sheet.  There are no Errors on the sheet, and the CPU program fine Show More
Anonymous
PSoC™ 5, 3 & 1
hii am new in cypress..i bought a psoc1 board and a miniprog  3 programmer..i install psoc designer in windows 7 pc, when i compile  i am getting an e... Show More
Anonymous
PSoC™ 5, 3 & 1
Hello fellow developers 🙂Using the PSOC 5, when connecting the USB to a PC the "USB UNKNOWN" message pops up.1. I've used several designs with a usbu... Show More
Anonymous
PSoC™ 5, 3 & 1
On PSOC5LP P0[2] and P0[4] are dedicated to the connection of an bypass capacitor for ExtVrefL_1 and EXTVrefL_2 (internal Vref of each SAR ADC).Alas w... Show More
Anonymous
PSoC™ 5, 3 & 1
Does anybody know how to measure a temp using a 10K thermistor and a psoc 5 I tried using the sample code but it does not work with the psoc 5LP CY8C5... Show More
Anonymous
PSoC™ 5, 3 & 1
HiI am building a analog project using CY8CKIT-050 PSoC® 5LP Development Kit.What is the specifications of the internal components e.g. what is the sp... Show More
Forum Information

PSoC™ 5, 3 & 1

The PSoC™ 5LP, PSoC 2 and PSoC 1 Forum discusses - 24-bit Digital Filter Block (DFB), 24 UDBs, DMA controller and integrating AFE, digital logic with user interface ICs with an Arm Cortex-M3 CPU solutions.