Tip / Sign in to post questions, reply, level up, and achieve exciting badges. Know more

PSoC™ 5, 3 & 1 Forum Discussions

jakac_1482786
Level 3
Level 3
First like received

I am trying to design a circuit that oscillates at ~48 kHz using hardware muxes and clocks.  A picture is attached.  PSoC lets me build this design using 2 clocks that are synched on the two muxes.  (Master CLK is 48 MHz).  It keeps giving me a Warning 1350:Asychronous paths exist from clock2(routed) to Clock1. 

   

 

   

Does anyone know why this is happening and how to resolve it?

   

Thanks!

   

jk

0 Likes
1 Solution
Bob_Marlowe
Level 10
Level 10
First like given 50 questions asked 10 questions asked

No, it is a pulse sync component. Creator -> Component catalog -> Digital -> Utility -> Sync

   

 

   

Bob

View solution in original post

0 Likes
3 Replies
Bob_Marlowe
Level 10
Level 10
First like given 50 questions asked 10 questions asked

I usually tried using a pulse sync component.

   

 

   

Bob

0 Likes

Is that a PWM?

0 Likes
Bob_Marlowe
Level 10
Level 10
First like given 50 questions asked 10 questions asked

No, it is a pulse sync component. Creator -> Component catalog -> Digital -> Utility -> Sync

   

 

   

Bob

0 Likes