Tip / Sign in to post questions, reply, level up, and achieve exciting badges. Know more

PSoC™ 5, 3 & 1 Forum Discussions

yaga_3967241
Level 3
25 sign-ins 10 replies posted 10 questions asked
Level 3

Hi,

We are using PSoC 5LP and for its ADC SAR component, there is a bypass pin that need to be assigned. What is the power on reset state of this pin? What is the pin's state after PSoC bootup? Seems there is no such things like Drive mode and Initial value for this pin.

 

Regards,

Yan

0 Likes
1 Solution
Vasanth
Moderator
Moderator 250 sign-ins 500 solutions authored First question asked
Moderator

Hi Yan,

PSoC 5 LP have special nonvolatile latch (NVL) bits that can be used to set pin behavior immediately after reset is released. These I/O NVL behavior settings become effective during hardware startup. Pins and other resources begin to behave as desired following a set delay after reset is de-asserted or power supply ramp meets requirements. This delay is specified in the datasheet as “TIO_INIT”. This value is on the order of microseconds. NVL-controlled pin behavior is configured in the pin component customizer. If the NVLs are not configured, the pins remain in the analog High-Z drive mode until they are reconfigured to their run time state. The bypass pin also follows the same .

Best Regards,
Vasanth

View solution in original post

1 Reply
Vasanth
Moderator
Moderator 250 sign-ins 500 solutions authored First question asked
Moderator

Hi Yan,

PSoC 5 LP have special nonvolatile latch (NVL) bits that can be used to set pin behavior immediately after reset is released. These I/O NVL behavior settings become effective during hardware startup. Pins and other resources begin to behave as desired following a set delay after reset is de-asserted or power supply ramp meets requirements. This delay is specified in the datasheet as “TIO_INIT”. This value is on the order of microseconds. NVL-controlled pin behavior is configured in the pin component customizer. If the NVLs are not configured, the pins remain in the analog High-Z drive mode until they are reconfigured to their run time state. The bypass pin also follows the same .

Best Regards,
Vasanth