- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
How can the 'configurable reset' pin P1[2] configured as reset? Can't seem to find it anywhere...
(This is for the CY8C5588 processor board, on the CY8CKIT-001. )
Thanks,
~Abhijit
- Labels:
-
PSoC 5LP
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi Abhijit,
Since you are using 100 pin CY8C5588 part, you can enable Optional XRES on P1[2] by selecting the same in the System tab of the .cydwr file.
It can be found at the following location:
.cydwr file > System > Programming / Debugging > Use Optional XRES
The snap-shot below shows the setting done.
Regards,
dasg
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Found it.. thanks.
~Abhijit
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
I would enalble the optional reset but I can't find that option in the programming\debugging menu.
I use PSoC Creator 2 and I see only two options:
- Debug Select
- Enable Device Protection
I use a CY8C5588AXI-060.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
The optional XRES input (p1[2]) is no longer supported and has been disabled (it is no longer presented in the System design-wide editor).
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
This feature has been disabled for PSoC5 in PSoC Creator 2.0